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Abstract
The continued pace of technology scaling minimizes the transistor size and enlarges
their density in VLSI circuits. Each new generation of devices is more susceptive to
manufacturing imperfections, process variations, the operational environment, soft
errors and aging degradation, which threaten the reliability of hardware components
and systems. On the other hand, the extremely high demand for functional safety
and system availability in critical applications increases the requirement of system
reliability.
Existing techniques for reliability improvement are rather expensive because of the
dedicated external test equipment and on-chip infrastructures, the area and power
penalty, the increased design complexity, the extra test data volume and extended test
time. More importantly, observing only degradation effects which affect the circuit
behavior limits the monitoring timeliness of aging processes and the capacity to proac-
tively perform aging countermeasures. Furthermore, a low measurement frequency
restricts the prediction accuracy of imminent failures and in the worst case, may even
lead to an unmonitored timing violation.
This thesis addresses the improvement of system reliability during the two most vulner-
able periods of the circuit lifetime: the early life and wear-out failure periods. For aging
monitoring, this work introduces a proactive monitor design to assess the deterioration
stress online, which allows protecting the device before degradation takes place by
aging mitigation. Another main contribution of the work is a novel monitor placement
scheme that enables accurate and efficient failure predictions by frequent online delay
measurement. Finally, the entire aging prediction framework is re-utilized for testing
of small delay faults in the hardware, which may eventually degrade into early life
failures.
Experiments on benchmark and industrial circuits confirm the reduced test latency
and enhanced prediction precision by the proposed monitor design and placement.
The relocated monitors show a significant reduction of measurement cost and prevent
unmonitored timing failures. In addition, a high coverage of hard-to-detect small delay
faults is achieved by reusing aging monitors for testing. The results demonstrate a high
cost-efficiency for both aging monitoring as well as testing of small delay faults.
xv

Zusammenfassung
Der anhaltende technologische Wandel der Skalierung führt zur Minimierung der
Transistorgrößen und erhöht die Transistordichte in VLSI Schaltungen. Jede neue Ge-
neration von Geräten ist anfälliger für Unvollkommenheiten bei der Fertigung, den
Prozessvariationen, die Betriebsumgebung, Soft Errors und Alterungsabbau, welche die
Zuverlässigkeit von Hardwarekomponenten und Systemen bedrohen. Auf der anderen
Seite erhöht die extrem hohe Nachfrage nach funktionaler Sicherheit und Systemver-
fügbarkeit in kritischen Anwendungen das Erfordernis der Systemzuverlässigkeit.
Bestehende Techniken zur Zuverlässigkeitsverbesserung sind ziemlich teuer wegen der
dedizierten externen Testausrüstung und der On-Chip Infrastrukturen, der Flächen-
und Stromstrafe, der erhöhten Designkomplexität, des zusätzlichen Testdatenvolu-
mens und der verlängerten Testzeit. Überdies, werden die Prognosegenauigkeit der
Alterungsprozesse und die Fähigkeit zur proaktiven Durchführung von Alterungsge-
genmaßnahmen begrenzt, wenn ausschließlich die Verschlechterungseffekte, welche
das Systemverhalten beeinflussen, beobachtet werden. Darüber hinaus beschränkt eine
niedrige Messfrequenz die Vorhersagegenauigkeit von drohenden Ausfällen und kann
im schlimmsten Fall sogar zu einer nicht überwachten Zeitverletzung führen.
Diese Arbeit befasst sich mit der Verbesserung der Systemzuverlässigkeit während
der beiden am risikobehafteten Zeiträume der Schaltungslebensdauer: Es handelt sich
dabei sowohl um Fehler, die zu frühen Lebenszeiten der Schaltung auftreten als auch
um Verschleißfehlerperioden. Für die Alterungsüberwachung führt diese Arbeit ein
proaktives Monitordesign ein, um den Zustand des Verschleißes online zu beurteilen,
welches es ermöglicht, das Gerät vor dem alterungsbedingten Abbau durch Gegen-
maßnahmen vor Alterung zu schützen. Ein weiterer Hauptbeitrag der Arbeit ist ein
neuartiges Monitor-Platzierungsschema, das genaue und effiziente Fehlerprognosen
durch häufige Online-Verzögerungsmessungen ermöglicht. Schließlich wird das ge-
samte Alterungsvorhersagesystem zum Testen von kleinen Verzögerungsfehlern in
der Hardware wiederverwendet, womit schließlich zu frühe Ausfälle reduziert werden
können.
Experimente auf Benchmark- und Industrieschaltungen bestätigen die reduzierte Test-
latenz und die verbesserte Vorhersagegenauigkeit durch die vorgeschlagene Monitor-
gestaltung und -platzierung. Die verlagerten Monitore zeigen eine deutliche Redu-
xvii
Zusammenfassung
zierung der Messkosten und verhindern unüberwachte Timing-Ausfälle. Auch eine
hohe Abdeckung von schwer zu erkennenden kleinen Verzögerungsfehlern wird durch
Wiederverwendung von Alterungsmonitoren zum Testen erreicht. Die Ergebnisse zei-
gen eine hohe Kosteneffizienz sowohl für die Alterungsüberwachung als auch für die
Entdeckung kleiner Verzögerungsfehler.
xviii
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Introduction
The tremendous advancements in manufacturing technology enable the exponential
growth in the complexity of microelectronic hardware, which has shown a close fit
to Moor’s Law [Moore68] for more than 40 years [ITR12]. The increasing complexity
significantly improves the circuit performance, and shrinking geometries of the chips
reduce the fabrication cost. As a result, the microelectronic hardware starts to touch
and play an important role in nearly all aspects of lives: in the automotive, health-
care, and entertainment markets; in systems of education, research and government;
in communications networks; in military activities, in space explorations or energy
domains.
The continuous pace of chip miniaturization brings us into the new era of nanoscale
technology. However, due to the small size and large density of transistors, the new
generation of devices becomes more suspective to the manufacturing imperfections,
process variations, operational environments, intermittent soft errors and aging degrada-
tion [Borka05], which reduce the hardware performance and may eventually deteriorate
into a functional failure.
In a sophisticated system nowadays, the malfunctions or silent corruptions due to
device errors may cause catastrophic consequences. Therefore the hardware reliability
becomes a major concern of the manufacturers and primary requirement of the market.
The rest of the chapter firstly provides the definition and measures of circuit reliability.
2 Chapter 1 ● Introduction
Then it discusses the device failure rate as an important influencing factor and shows
how it varies at different periods over the hardware lifetime. The motivation and
the principal methods for reliability improvement are illustrated in details. Finally,
contributions of the work at hand are collectively listed and followed by a brief overview
of the entire thesis.
1.1 Hardware Reliability
Reliability is the ability of a hardware component to remain functional (i.e., without
any failure and within specified performance boundaries) under a particular operation
condition. Reliability is quantified as the probability that the component operates
without any interruption of malfunctions until a particular moment [Birol04].
Assume the failure probability (F(t)) is the probability that a hardware device fails
before or at a particular time t. F(t) = Prob{T ≤ t}, where T is a random variable
and denotes the lifetime of a module i.e. the time until it fails. Reliability R(t) i.e. the
probability that the component survives longer than t can be formulated as:
R(t) = Prob{T ≥ t} = 1− F(t) (1.1)
In a real system, the calculation of the system reliability is a tough task due to a large
number of components and a diverse circuit structure. For simplification, Mean Time
To Failure (MTTF) is an essential measure to represent the system reliability. MTTF is
the expected value of the time to failure i.e. the average duration a system runs until a
failure occurs [Shoom02], described as:
MTTF = E[T] = ∞∫
0
t ⋅ f (t) dt = ∞∫
0
R(t) dt (1.2)
where f (t) is the probability density function of F(t) (Failure probability).
f (t) = dF(t)
dt
= −dR(t)
dt
(1.3)
f (t) ≥ 0 for all t ≥ 0 and ∞∫
0
f (t) dt = 1. MTTF is a common factor to reveal how the
defects or degradation mechanisms influence the system reliability (cf. Section 2.2).
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1.2 FailureRate overCircuit Lifetime (BathtubCurve)
The Failure Rate λ(t) of an electronic equipment is another key indicator of the hardware
reliability. It is defined as number of failures per time unit compared with number of
surviving components and denoted as:
λ(t) = f (t) ⋅N(1− F(t)) ⋅N (1.4)
where N is the number of components in overall equipment population and F(t) ⋅N
presents the number of failed components at time t, thus (1− F(t)) ⋅N refers to the
number of surviving components.
The failure rate of a device varies over its lifetime. Carhart describes it as a bathtub
curve shown in Fig. 1.1 composed of three distinct regions: an infant mortality region,
useful life, and a wear-out region [Carha53].
Time
F
a
ilu
re
 R
a
te
Early life 
period
Useful life 
period
Wear-out 
failure 
period
▲ Figure 1.1 — Bathtub curve [Shoom02]
Infant Mortalities (Early Life Failures) Region:
At or near the beginning of the operating period, young devices often have a high
failure rate due to the performance marginality or manufacturing imperfections, such
as poor insulation, weak connections, inadequate parameter matching, etc. To eliminate
the early life failures, most fabricators put their chips to an initial burn-in test during
the manufacturing quality control and defective devices are weeded out before the
product shipment (cf. Section 4.1.2).
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Useful Life Period:
During the middle period of the device operation, fewer failures occur. Those failures
are mainly caused by accidental conditions (e.g. vibrations in transport, the humid-
ity environment or ionizing radiation), unexpected operation stresses (e.g. the high
temperature or supply voltage) or intermittent soft errors caused by cosmic rays or
radiations. Consequently, such failures in the device useful life period are called chance
or random failures. After excluding the components with early life failures, the failure
rate of remaining devices exhibits a relatively constant value.
Wear-out Region:
Old components deteriorate and face a rising failure rate due to aging effects. As the
transistor size scales and the current density dramatically increases, the high power
density raises the local temperature and brings about hot spots. Most aging mechanisms,
such as Bias Temperature Instability (BTI), Hot Carrier Injection (HCI), Electromigration
(EM) or Gate Oxide Breakdown (OBD), depend highly on the temperature, power, and
current density on the chip. As a result, the new technology generations will become
more prone to aging-induced failures (cf. Section 2.2). To slow down the device
degradation speed and cope with the rising failure rates, aging countermeasures such
as the frequency or voltage scaling and on-line testing or failure prediction schemes
are widely proposed (cf. Section 4.3 and 4.4).
1.3 Improve the system reliability
Though the reliability of individual hardware components decreases due to the technol-
ogy scaling, consumer requirements of system reliability keep increasing. For instance,
a study of US data centers announced that an average cost of an unplanned data center
outage is around US$7,900 per minute in 2013, which has increased by 41% from $5,600
of 2010 [Sverd13]. Further, a survey from Gartner Research showed that more than
84% of organizations depend on systems over five years old, and more than 50% still
work on hardware components over ten years old [Blome07]. On the other hand, a
modern luxury automobile may have up to 100 electronic control units (ECUs) typically
composed of microprocessors. The ECUs receive the electric signals transmitted by the
sensors and process these data to generate control signals for the actuators [Kaise15]. A
failure in such safety-critical applications (e.g. nuclear power plants, medical equipment
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or transportation facilities) could be life-threatening, posing new challenges for the
design and test.
For maintaining a high reliability and extending the useful life period of a hardware
system, some major principles are listed as flows:
Burn-in Test
As shown in Fig. 1.2 (a), burn-in test is often conducted to identify and remove the
defective or marginal chips before the product shipment. It prevents early life failures
occurring in the field, ensures the product quality and diminishes the refund cost.
Burn-in test is a time compression testing procedure, which subjects hardware products
to various or constant operational (e.g. high supply voltage or workload) or environ-
mental (e.g. thermal, vibration or mechanical) stresses. Through the intense stress,
failures can be exposed in hours or a few days, while under normal operating condi-
tions they would show up in months or years. The stressed tests can reveal the design
limitations, structure weaknesses, and fabrication imperfections, therefore help the
hardware producers to assess the reliability of their design.
Fault Tolerance
Fault tolerance is a technique applying different redundancies to allow an uninterrupted
system operation even at the appearance of component failures. As shown in Fig. 1.2 (a),
fault tolerant techniques are performed during the useful life period (middle term of a
device lifetime) after the product shipment.
Redundancy corresponds to extra resources beyond the requirement of a specified
function. Error detecting and correcting codes are information redundancy methods,
often utilized to overcome the errors existing in memories. Structural redundancy
implements the additional hardware components in the system to detect, mask or
correct errors. The triple modular scheme [vonNe56], replica units [Fujiw06] and self-
checking circuitry [Ander71,Jha93] are of such kind. However, the redundant hardware
is usually quite expensive regarding both power and area. The time redundancy repeats
computations, therefore can potentially reduce the hardware cost. However, it induces
a performance penalty. Additionally, in principle the time redundant techniques are
restricted to transient fault detections unless any duplicate components are under
consideration.
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Failure Prediction
Failure prediction techniques are conducted also during the useful life period. The pre-
diction approaches often measure some performance indicators on chips and estimate
system healthy, then provide an alert (red arrow in Fig. 1.2 (a)) to warn and eventually
prevent the imminent failure. Since random failures (cf. Section 1.2) are unpredictable,
such failure prediction methods are principally limited to forecast the degradation
induced failures by in-field monitoring the gradual behavior changes in the circuit.
As a result, the prediction schemes are typically applied to observe the performance
deterioration due to device aging. Comparing to fault-tolerant approaches, failure pre-
diction methods are more cost-effective and can cooperate with aging countermeasures
to mitigate the degradation impact and extend the system lifetime.
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The work at hand focuses on using aging monitor, one common prediction technique
to improve the reliability of the hardware system.
Design for Reliability
To relieve the variability impacts on the circuit performance and reliability, deterministic
VLSI designs slowly change to probabilistic and statistical designs. Electronic Design
Automation (EDA) tools and developing methods are required to take effects of variation
into account and optimize the target system not only for its operation frequency but
also for the power consumption, leakage current, and their variability distribution.
The multicore design is also a new tendency to improve hardware reliability and main-
tain high performance. A multicore chip can provide an identical logic throughput at a
lower voltage and frequency, reducing the power consumption. Besides, multiple cores
in the system can be used as the hardware redundancy, error detection and correction
units, self-checking circuitry or a system reconfiguration controller to mitigate the
performance degradation [Borka08].
1.4 Overview and Contributions
The bathtub curve shows two vulnerable periods of system reliability over the hardware
lifetime: the early life and wear-out failure period. Standard techniques to improve the
reliability during these particular time intervals are rather expensive. With technology
scaling, the growing complexity continuously challenges the feasibility and efficiency
of the conventional methods.
As shown in Fig. 1.2 (b), this dissertation introduces a small delay fault test method by
reusing aging monitors [Liu17] to reduce early life failures (cf. Chapter 7) and presents
a synthesis flow of the workload monitor [Baran13] (cf. Chapter 5) and the placement
scheme of delay monitors [Liu15] (cf. Chapter 6) to forecast the wear-out degradation
as early as possible. The work at hand aims to reduce the test and monitoring cost
for maintaining the high reliability and prolong the system lifetime of the coming
technology generations from following aspects:
• Efficacy: During manufacturing test phase, the monitor reuse approach (cf.
Chapter 7) can be applied for small delay fault test. The experimental results
show a good fault coverage even for faults with very small magnitude. Small delay
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faults are an essential indicator for early life failures. Consequently, incorporating
with faster-than-at-speed test, the monitor reuse method provides a potential
alternative option to reduce burn-in tests for early life failure.
During the useful life period, workload monitors are introduced to directly mea-
sure the operational stress, i.e. the cause of degradation instead of the degradation
effects e.g. delay or working current. Thus, the workload monitors (cf. Chapter 5)
can sense aging at very early stage and perform countermeasures proactively. The
device useful lifetime can be possibly extended by enabling mitigation procedures
at a earlier stage. The red arrows in Fig. 1.2 (a) and (b) represent the moment for
countermeasure activation.
To the same end, the monitor placement method (cf. Chapter 6) takes path
sensitization information into account and selects observation points at the
intermediate circuit network, therefore reduce the detection latency of delay
degradation and the imminent timing failures.
• Efficiency: As an alternative to burn-in tests, the monitor reuse approach does
not require external infrastructures to provide stress conditions for circuits under
test. Due to the reuse of monitors, which have been integrated on-chip for aging
prediction, the hardware overhead induced by monitor control for the testing
purpose is very limited. Since aging monitors can be used to evaluate the test
responses, the X-tolerant MISR, and on-chip storage for intermediate signatures
in the Built-in Self Test (BIST) during the faster-than-at-speed test are not needed
anymore. Similarly, when comparing to the Automatic Test Equipment (ATE),
the monitor reuse method avoids the needs of the X-handling compactor and
eases the requirements of the large bandwidth for test responses transmission.
The topological analysis of the circuit structure shows that path segments are
typically shared by multiple paths. The delay monitors inserted at carefully
selected positions i.e. observation points can assess partial degradation of all or
at least a high fraction of longer paths. In consequence, our monitor relocation
method can reduce the number of monitors integrated at observation points by
up to 98% compared to the end-path placement.
• Generality: The methods in this thesis do not limit themselves to a particular
core structure or hardware system. There are no specific requirements for circuit
operation conditions or applications running on the target system.
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By detecting the deviated delay, the testing and monitoring schemes are inde-
pendent of aging mechanisms or models and applicable to any manufacturing
defects or in-field noise (e.g. the power noise, crosstalk, etc.) behaving as small
delay faults. For implementation, any aging monitor design satisfying the delay
detection principle mentioned in Section 4.4 can be chosen for our testing and
placement methods (cf. Chapter 6 and 7).
The test scheme in Chapter 7 can cooperate with infrastructures in different
testing frameworks such as the Automatic Test Equipment (ATE) and Built-in Self
Test (BIST) structure. Additionally, the aging prediction methods in Chapter 5 and
6 can support any mitigation means of aging with their immediate and accurate
prognostic alerts.
The remainder of the thesis is structured as follows:
Chapter 2 – Fundamental Basics – briefly presents the basics of fault modeling. An
overview of aging mechanisms is followed by the aging-aware gate delay models. To
detect the deviated delay from design specifications, delay tests are commonly utilized
as a standard technique to tackle the problem.
Chapter 3 – Formal Foundations – provides the foundations of formal methods such as
the Algebraic Decision Diagram construction, Boolean satisfiability (SAT) solving, and
pseudo-Boolean optimization.
Chapter 4 – State of the Art – discusses the existing small delay fault test schemes,
as well as monitoring approaches for aging degradation such as on-line built-in self-
test techniques and prognostic monitor designs. State-of-the-art methods for on-chip
monitor placement are reviewed.
Chapter 5 –Workload Monitor for Stress Estimation – introduces a workload monitor
construction procedure [Baran13]. The workload monitor observes the most relevant
subset of the circuit’s primary and pseudo-primary inputs and assesses the experienced
stress. The workload monitor can be used to pro-activate the timely adoption of aging
countermeasures to prevent or reduce the performance degradation.
Chapter 6 – Efficient Monitor Placement for Early Aging Prediction – describes a delay
monitor placement method by analyzing the topological circuit structure and sensitiza-
tion of paths [Liu15]. The positions for delay monitors integration are meticulously
selected in the combinational circuit nets, named observation points. With the novel
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placement, the number of inserted monitors is significantly reduced, compared to the
placement at the end of long paths.
Chapter 7 – Aging Monitor Reuse for Small Delay Fault Testing – addresses a monitor
reuse approach on performing cost-effective small delay fault tests [Liu17]. By reusing
the monitor integrated into the device under test for aging prediction, complex on-chip
structures or expensive high-speed ATE for test response evaluation can be avoided.
To prevent all possible false alerts of monitors at higher frequencies, we introduce a
masking scheme of monitors and patterns. For a maximum fault coverage, the masking
scheme maps the monitor and pattern selection to a pseudo-Boolean optimization
problem.
Chapter 8 – Conclusion – recapitulates the contributions of this thesis and indicates
future research directions that may benefit from this work.
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Fundamental Basics
This chapter briefly outlines the basics of fault modeling and an overview of aging
mechanisms which induce delay deviations into the aged devices. The well-defined
aging models in the literature are presented and later utilized to evaluate and validate
our proposed monitoring (cf. Chapter 5) and placement approach (cf. Chapter 6). Addi-
tionally, this chapter also introduces the standard hardware test techniques targeting
delay faults.
2.1 Fault Modeling
A defect is an unintended structure deviated from the specification of the manufactured
design. Defects are often caused by distortion of silicon crystal structure and additional,
missing or wrong material constructed on-chip, e.g. opens, shorts or bridges in inter-
connects or damaged oxides of transistors. They can be induced by impurities of the
materials, the strike of dust particles, imperfect production environment or manually
handling issues at any step during the manufacturing process [Segur04].
Fault modeling is a procedure to formulate the behavior of physical defects at the
different abstraction levels of VLSI circuits to allow algorithmic test generation and
fault simulation. Fault models abstract the timing or logical behavior from physical
defects and are often described at the transaction, register-transfer, gate, and layout
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level. The classic fault models such as stuck-at faults, bridges, stuck-open faults, delay
faults, and transients are intensively studied by the academic [Wunde10] and generally
applied in the industry. This work focuses on the delay faults at the gate level. Thus a
short introduction of the relevant models is listed as follow.
2.1.1 Delay Fault
Delay Faults are applied to model the defective timing behavior of a single logic block
(e.g. a transistor, an interconnect, a gate or a circuit path), causing a transition delay
above its manufacturing specification. A delay fault models many types of physical
defects in real silicon such as effects of process variations, power supply noise, crosstalk,
resistive opens, resistive shorts etc. [Tehra11], which slow down the signal propagation
and reduce the operation performance of the circuit instead of directly alter its logic
functionality.
The transition delay, gate delay, and path delay fault model are the three most commonly
used delay fault models and are discussed following [Wunde10].
Gate delay fault
The gate delay fault model is under the assumption that the increased transition delay
arising from a defect in such gate is lumped at that single node and results in at least one
path delay violating the functional clock [Store77]. The gate delay faults are observable
only when the slack of a propagation path is smaller than the fault size. A slow-to-rise
(delayed rising transition) and a slow-to-fall delay fault (delayed falling transition) are
associated with each node in the circuit.
Transition delay fault
The transition delay fault model is a simplified version of the gate delay fault model
assuming that a significant amount of delay, larger than any path slack through the
fault site is added to a single node. Such transition delay faults will lead to set-up time
violations at all reachable flip-flops and outputs at nominal operation frequency. It
indicates that any propagation path with any slack size through the particular transition
fault site can be utilized for fault detection [Waicu87].
Due to the large delay size, the test pattern generation approach targeting stuck-at
faults can be modified and applied to transition faults with limited effort. Usually,
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the transition fault model can cover more physical defects and keep a similar high
testability compared to stuck-at faults [Krsti98]. A circuit with ∣V∣ number of nets has
2× ∣V∣ number of transition faults in total (a slow-to-rise and slow-to-fall fault at each
net).
Path delay fault
A path delay fault represents an increased propagation delay of a particular path in the
combinational circuit. A circuit path refers to a combinational gate chain, starting from
a primary or pseudo-primary input (i.e. the output of a clocked flip-flop) and ending at
a primary or pseudo-primary output (i.e. the input of a flip-flop). Opposite to the local
delay fault models such as gate delay fault or transition fault, a path delay fault is a
global model, because it is associated with an entire circuit path. The delay increment
of the faulty path can be induced by a single or multiple nodes (gates or interconnects)
along the path, due to various defects or the parametric shifting at multiple positions
on the path [Smith85].
However, the number of paths increases exponentially with the number of gates in a
circuit, resulting in a significant total number of path delay faults. Enumerating all
path delay faults in an industrial design during manufacturing tests becomes infeasible.
Consequently, the path delay fault model is often applied to a small portion of selected
critical paths for pattern generation or circuit timing estimation. In Section 6.4.1, long
paths are chosen to analyze the accumulated delay along target paths after aging degra-
dation, and path-delay ATPG patterns are used to evaluate the proposed Observation
Point Selection approach.
2.1.2 Small Delay Fault
Small delay faults are a form of gate delay faults, which introduce a small amount
of extra delay to a design node and were firstly alluded in [Park88]. Defects such
as resistive opens, resistive bridges, gate-oxide defects or parametric deviations of
transistors often manifest themselves as small delay faults (SDFs), introducing an
additional small delay at cells or interconnects [Monta02, Tayad07]. SDFs can also
arise from power supply noise, crosstalk or aging degradation, intensified by process
variations [Natar98,Tehra11].
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Hidden delay faults (HDFs) [Helle14] are a subset of SDFs for which the slack of the
longest sensitizable path through the fault site is larger than the fault size, thus the
fault effect cannot be detected by any at-speed or even timing-aware delay test.
Test methods targeting SDFs or HDFs are discussed in Section 4.1. It is also the focus of
this work. A novel testing approach to detect small delay faults by reusing the in-situ
aging monitors are presented in Chapter 7.
2.2 Aging Mechanisms
The relentless technology scaling comes alongwith a growing susceptibility to hardware
aging, due to the wear-out mechanisms such as Bias Temperature Instability (BTI), Hot-
Carrier Injection (HCI), or electromigration (EM), causes a parameter shift in transistors
or interconnects over the lifetime. After introducing the concept of delay fault (cf.
Section 2.1.1), this section presents how the performance degradation induced by aging,
will grow into delay faults and may eventually bring about a life-threatening failure.
The electrical, thermal, mechanical, and chemical environment for device operation,
as well as the system workload, affect the hardware wear-out speed and its life span
(i.e. time to failure). The physical basis and the influencing factors of the aging mecha-
nisms are intensely studied and analyzed to accurately estimate, predict and effectively
eliminate the degradations and improve the reliability and system lifetime.
This section introduces the dominant aging mechanisms for transistors: Bias Tem-
perature Instability (BTI), Hot Carrier Injection (HCI), Time Dependent Dielectric
Breakdown (TDDB) and interconnects: Electromigration (EM). In each subsection, we
introduce the physical mechanism of aging effects and then present the device-level
parameter drift caused by transistors or interconnects wear-out. The time-to-failure
model is expressed to show the aging impacts on the device reliability. Besides, we
review the circuit-level models of the transition propagation delay through circuit gates
for two dominated aging mechanisms: BTI and HCI.
2.2.1 Bias Temperature Instability (BTI)
Bias temperature instability is one of the major causes of wear-out degradation and
affects the MOS-structure. BTI happens when the gate of a MOSFET is biased in in-
version. When the gate is under the negative bias, the degradation effect is called
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Negative Bias Temperature Instability (NBTI). Similarly, PBTI appears when the gate
of a MOSFET is biased positively. Based on the biased voltage and types of transis-
tors, four different permutations of BTI exist: NBTI/PMOS, PBTI/PMOS, NBTI/NMOS,
PBTI/NMOS. PBTI/PMOS and NBTI/NMOS combinations are less prone to the BTI
degradation. PBTI for n-MOSFETs was negligible for devices with the SiON gates and
became severe with the High-K Metal Gate (HKMG) insulators. However, according to
the latest reports from sub-22 nm Replacement Metal Gate (RMG), PBTI is no longer
a significant reliability concern for FinFET technologies [Mahap16]. NBTI in PMOS
transistors exhibits a dominant BTI effect for SiON devices and remains a serious issue
for sub-22 nm FinFET technologies [Mahap16]. Therefore we choose NBTI in PMOS as
the BTI form to detail in this subsection.
When an electric field stresses the gate oxide of a PMOS transistor, the holes in the
inversion layer interact with the Si −H bonds at the silicon and oxide interface, shown
in Fig. 2.1. This interaction weakens the Si−H bonds at elevated temperature and leads
to separation of H atoms. The H2 diffuses and the Si dangling bonds cause the traps (the
number of traps is denoted as NIT) to build-up at the Si−SiO2 interface. The threshold
voltage (Vth) increases when more traps form (i.e. the threshold voltage deviation
is proportional to the number of traps at the interface: ∆Vth ∝ NIT ), leading to a
reduction in drive current (IDsat) [Masse04]. This degradation process gets intensified
with the scaling of oxide thickness tox.
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▲ Figure 2.1 — The physical mechanism of NBTI [Alam03]
However, when the negative bias of the PMOS transistor is removed, and a reverse bias
is applied, the interface traps generated under stress are subsequently passivated and
bring about a recovery from the Vth or IDsat degradation [Chen03].
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The Reaction-Diffusion (R-D) model [Ogawa95] accurately represents the stress (Vgs =−Vdd) and recovery phase (Vgs = 0) of the NBTI effects. Vgs refers to the gate-source
voltage and Vdd denotes the drain voltage. The increase of the threshold voltage at a
particular moment ∆Vth(t) can be formulated as the iterations from a previous time
period [Wang07a]:
Stress: ∆Vth(t) = (Kv(t − t0)0.5 + 2n√∆Vth(t0))2n (2.1)
Recovery: ∆Vth(t) = ∆Vth(t1)(1− 2ξ1te +√ξ2C(t − t1)(1+ δ)tox +√Ct )
where ∆Vth(t0) = qNIT(t0)/Cox, q is the electronic charge; NIT(t) is the number of
traps at the Si − SiO2 interface at a specific time; Cox is the interface capacitance.
The times t0 and t1 refer to the moment at which the stress or recovery phase starts,
respectively. For a H2 diffusion-based model, n equals 0.167, and for a H-based model,
n equals 0.25. Kv can be presented as:
Kv = (qtoxϵox )3K21Cox(Vgs −Vth)√Cexp(2EoxEo1 ) (2.2)
C is dependent on the absolute temperature T and can be expressed as:
C = T−10 exp(−Ea/kT) (2.3)
where k is the Boltzmann’s constant, T0 is 108 (s/nm2) and Ea refers to the activation
energy. ϵox is the oxide permittivity. Eox is the electric field over gate oxide and equals(Vgs −Vth)/tox. K1, E01 and δ are technology dependent constants. ξ1 and ξ2 are the
back-diffusion constants. The effective oxide thickness te is equal to either tox or the
diffusion distance in the oxide.
In reality, it is often infeasible to simulate the NBTI degradation cycle-by-cycle or with
every stress and recovery phase. [Alam03] proves that the intrinsic symmetry of the
stress and recovery phases weakens the frequency dependence of the dynamic NBTI
effects. During a long term, the transistor threshold voltage drift is less affected by the
alternation speed of the two NBTI phases, but more determined by the entire operation
time of the device. A numerical solution is derived from the Reaction-Diffusion model
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and provides a closed form for the upper bound of ∆Vth as an expression of the duty
cycle α, clock period Tclk and the operation time period (0, t] [Cao11]:
∆Vth(t) = Kv√αTclk
1− [β(t)] 12n (2.4)
where Kv has been expressed in Equ. 2.2 and n has the identical value as in Equ. 2.1. β
is a function of time t presented as:
β(t) = 1− 2K1 +√K2C(1− α)Tclk(1+ δ)tox +√Ct (2.5)
where K1 and K2 are constants. C, tox and δ share the same value and definition as in
Equ. 2.1.
The mean time to failure MTTF in hours is often estimated by the following failure
model [Elect17]:
MTTF = A ⋅ exp(−β0Eox) ⋅ exp( EakT ) (2.6)
where A is a constant, β0 is the electric field intensity coefficient (in cm/MV) and the
rest of the variables have the identical meaning and value as mentioned above.
The NBTI-affected threshold voltage increase causes a growth of the circuit gate delay
and degrades the device performance. A NBTI gate delay model and its deriving process
are shown below. The delay τ of a gate can be approximately represented as [Paul07]:
τ = CLVdd
Id
= K(Vg −Vth)α (2.7)
K = CLVdd
µCoxWe f f /Le f f (2.8)
where CL is the load capacitance, Vdd is the supply voltage and Vg is the gate voltage
of a transistor. α refers to the velocity saturation index and has value ranging from 1
to 2. µ denotes the mobility and Cox is the oxide capacitance. Le f f andWe f f are the
effective channel length and width of a transistor respectively. Differentiating Equ. 2.7
w.r.t. Vth we obtain,
∆τ
τ
= α∆Vth(Vg −Vth) (2.9)
Then, we integrate Equ. 2.9 from both sides.
∫ τ0+∆τ
τ0
dτ
τ
= ∫ Vth0+∆Vth0
Vth0
αdVth(Vg −Vth0) (2.10)
18 Chapter 2 ● Fundamental Basics
After integration we derive,
ln(1+ ∆τ
τ0
) = −α ⋅ ln(1− ∆Vth
Vg −Vth0 )
where Vth0 is the threshold voltage at the time t0 and τ0 is the corresponding gate delay
at such moment. We use Taylor series on both sides of Equ. 2.10 and neglect the higher
order terms, then obtain:
∆τ = α∆Vth(Vg −Vth0) ⋅ τ0 (2.11)
There might be several PMOS transistors in one gate and the voltage degradation ∆Vth
can be different between transistors. In such cases, usually, the largest ∆Vth is chosen
to calculate worst case delay degradation of the gate. The transistor threshold voltage
drift ∆Vth can be derived from Equ. 2.4.
From the extensive works of NBTI characterization and modelization, we can see
that NBTI increases the threshold voltage Vth of p-MOSFETs when the transistors are
under inversion and endure an elevated temperature. Consequently, the factors such
as the number of inverted PMOS transistors and temperature can be used to estimate
the NBTI stress and predict the aging effects before any degradation takes place (cf.
Chapter 5). During a short observation time, the degraded Vth partially anneals if the
stress (i.e. the bias gate voltage) is removed. In the long run, Vth shows a power law
time dependence [Cao11]. At the circuit-level, the gate delay increases gradually by
time due to NBTI, and its increment is proportional to the threshold voltage growth
of the stressed transistors (cf. Equ 2.11). As a result, various monitors are developed.
They periodically sens the timing deviation, represented as the path delay, operation
frequency or signal slew-rate to predict aging failures (cf. Section 4.4).
2.2.2 Hot Carrier Injection (HCI)
In MOSFET transistors, especially in the region with a high electrical field near the drain,
the carriers (electrons or holes) flow in and are accelerated by the field. Carriers obtained
high kinetic energies become "hot" and may potentially pass the barrier between the
substrate and the gate oxide film. Some of the injected hot carriers are trapped in gate
oxide and produce a space charge. Those hot carriers which have not been trapped in
the oxide generate the gate current flowing in the direction of the substrate [Segur04].
Due to various bias voltage conditions of transistors, the carriers acquire energy and
become "hot" through four physical mechanisms, in Fig. 2.2:
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Drain Avalanche Hot Carrier (DAHC) injection in Fig. 2.2 (a):
When a high voltage is applied to the drain of a transistor (i.e. Vd > Vg), channel
carriers are accelerated due to the high electronic field near the drain. As a result,
some carriers enter the drain depletion region and may collide with the Si atoms in
the lattice producing electron-hole pairs. A portion of those electron-hole pairs may
arise further impact ionization and lead to some injected carriers trapped in the gate
oxide. Carriers that do not get trapped in the oxide generate the gate current and the
remaining electron-hole pairs in the substrate form the substrate current (Isub). When
Vd = 2 ⋅Vg, the worst degradation appears and Isub reaches its maximum value.
Channel Hot Electron (CHE) injection in Fig. 2.2 (b):
When both gate and drain voltage are high, carriers accelerated toward the drain crash
on the gate oxide before reaching the drain due to the high vertical field generated by
the gate voltage. The carriers are injected without any energy-losing collision. The
worst degradation condition is Vg = Vd.
Substrate Hot Electron Injection in Fig. 2.2 (c):
When substrate bias is high (i.e. ∣Vb∣ >> 0), the carriers in the substrate are accelerated
towards the channel, acquire kinetic energy due to the surface field and get trapped in
the gate oxide.
Secondary Generated Hot Electron (SGHE) injection in Fig. 2.2 (d):
Under a similar condition as DAHC, secondary carriers (electrons or holes) generated
by previous impact ionization, flow towards the transistor channel and get accelerated
due to the substrate bias. As a result, the secondary carriers strike the gate oxide and
get trapped there.
The trapped charges, produced by any of theHCImechanismsmentioned above, degrade
the characteristics of transistors, such as the threshold voltageVth and transconductance
gm, and increase the gate-induced drain leakage. The Vth determines the drain current
IDsat of the transistor, then affects the speed of charging and discharging the load
capacitances in the circuit structure. As a result, HCI will influence the transition
propagation delay in circuit paths.
20 Chapter 2 ● Fundamental Basics
Source Drain
Gate
VG VD
VG<VD
VB
IG
Isub
(a)
Source Drain
Gate
VG VD
VG=VD
VB
IG
(b)
ICH ICH
Source Drain
Gate VB>>0V
VB
IG
(c)
Source Drain
Gate
VG VD
VG<VD
VB
IG
(d)
ICH
Isub
|VB|>0V
▲ Figure 2.2 — Mechanisms of hot carrier injection: (a) Drain Avalanche Hot Carrier
(DAHC) injection; (b) Channel Hot Electron (CHE) injection; (c) Substrate Hot Electron
(SHE) injection; (d) Secondary Generated Hot Electron (SGHE) injection [Elect17]
The reaction-diffusion model is also applicable to the HCI process, in which the recovery
phase is negligible. The degradation of the transistor threshold voltage ∆Vth follows a
power-law dependence on time and is formulated as [Wang07a]:
∆Vth = qCoxK2√Qiexp(EoxE02 )exp(−φitqm )tn′ (2.12)
where , K2, φit, Em and E02 are technology dependent constants. q, Cox and Eox share
the same definitions as in the NBTI mechanism (cf. Section 2.2.1). Qi is the inversion
charge. n′ is the time exponential constant and equals 0.45 in HCI process .
The transistor lifetime degradation D (e.g. a 10% increase of Vth) due to hot-carrier
injection can be predicted by a theoretical model in [Hu85] which is expressed as:
D = C′W
Id
( Isub
Id
)−Φit/Φi (2.13)
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where C′ is a constant, W is transistor width, Id is drain current, Isub is substrate
current, Φit is the interface state activation energy (≈ 3.7 eV), and Φi is the impact
ionization activation energy (≈ 1.2 eV). Φit/Φi ≈ 3.
HCI causes an adverse impact on the signal propagation delay of gates through the drain
current Id and threshold voltage ∆Vth degradation of transistors. [Yonez98] introduces
the first HCI delay model for gate-level timing simulation. The model is ratio based
and consists of the following expressions Equ. 2.14 to Equ. 2.16:
τaged = ατ0 (2.14)
The degraded delay τaged of a gate is obtained from its fresh delay τ0 and the prechar-
acterized aged-to-fresh delay ratio α.
α = n∑
i=1 αi − (n − 1), i = 1, 2, ... , n (2.15)
αi = f (Tslew,CL,Nsw) (2.16)
where n is the number of series-connected transistors. i is an index, ranging from 1 to n.
αi is the ratio of the i-th input pin of a gate without taking the influence of other input
pins into account and can be represented as the function of the input slew rate Tslew, the
load capacitance CL and the number of effective switchings Nsw of the input pin. If an
input toggle causes a transition at the gate output, we call this input toggle an effective
switching. For each cell type in the library, the ratio αi is characterized by performing
transistor level simulations under certain operation and process conditions [Wu00].
Carriers are accelerated and become "hot" due to high operating voltage VDD. When
the energy is over a threshold, the hot carriers are injected into the gate oxide, resulting
in the performance deterioration of transistors such as the Vth increase. HCI is an
essential wear-out mechanism for NMOS transistors but is negligible for PMOS devices.
Contradict to NBTI, the degradation of HCI is unreversible. Besides the high operating
voltage and temperature, HCI depends on the switching activity of transistors instead
of the static logic states of the circuit. The degradation of Vth due to HCI follows a
power-law dependence on time (cf. Equ 2.12) and lead to a gradual delay increase in
circuit-level. Thus, HCI-induced timing failures can be predicted similarly as for NBTI,
by measuring the deviated circuit behavior periodically in-field by aging monitors (cf.
Section 4.4).
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2.2.3 Time Dependent Dielectric Breakdown (TDDB)
Time dependent dielectric breakdown is a wear-out mechanism in transistor oxide. Due
to the electric field across the gate oxide, the high-energy charges (holes or electrons)
are injected into the transistor oxide, generating randomly distributed traps in the bulk
of the oxide. When enough traps are aligned close enough to form a conduction path
between the gate and substrate, a thermally damaging leakage current passes through
the oxide, and a catastrophic dielectric breakdown occurs. The oxide failure causes
a short-circuit in the gate and makes the device unresponsive to its input stimulus.
Based on different types of stress-induced leakage currents, the TDDB procedure can
be separated into three levels [Segur04]:
• As shown in Fig. 2.3 (b), the neutral traps in the oxide form the defect paths from
gate to the substrate. The electrons pass through the paths due to the electrical
field and generate the stress-induced leakage current. This physical mechanism
is called a trap-assisted tunneling.
• With a growing trap density over time, the oxide experiences a partial breakdown,
also known as soft breakdown, shown in Fig. 2.3 (c). A soft breakdown will raise
the gate current and noise permanently.
• When the oxide fails to isolate the gate and silicon, a hard breakdown occurs,
shown in Fig. 2.3 (d). The gate current will encounter a continuous exponential
increase.
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▲ Figure 2.3 — The physical mechanism of the TDDB process [Jacks99]: (a) a fresh
device; (b) a trap-assisted tunneling; (c) a soft breakdown; (d) a hard breakdown
The trap density in the oxide determining the defect path construction is a function of
the gate voltage VG and a power law of the stress time t in the anode hole injection
model [Cha14]:
Ntrap(t,VG) = Aexp(BVG)tβ ⋅ toxWL (2.17)
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where A, B and β are fitting constants. tox, W and L are the gate oxide thickness,
channel width and length respectively.
The PercolationModel (PM) represents the gate oxide under stress as a three-dimensional
(3D) matrix. It applies calculations for placing neutral traps randomly within the 3D
space model. Based on the placement analysis of neutral traps, the Percolation model
can analyze whether any defect path is constructed and compute the number of conduc-
tion paths (Fig. 2.4). After the simulation of the percolation model, if any resistive defect
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▲ Figure 2.4 — The percolation model of the TDDB [Cha14]
path is formed, the transistor model can be modified by introducing two time-dependent
resistances, shown in Fig. 2.5. If the defect path occurs between the drain and gate, RDG
is the breakdown resistance, calculated by Equ. 2.18 or Equ. 2.20 while the resistance
between the gate and source RGS is large enough and the resistive effect is negligible.
Similarly, if the defect path happens between the gate and source, RGS is the breakdown
resistance and RDG is large enough to be neglected. When Equ. 2.17 is applied to the
percolation model analysis, the number of soft breakdown paths is a function of time.
Hence, the resistance of the soft breakdown paths is modeled as [Cha14]:
RSBD ≅ VG/[ 4eh̵αN ⋅ exp(−αΦ) ⋅ sinh(αe(VG −V0)2 )] (2.18)
where Φ = 3 ∼ 4eV, V0 = 0 ∼ 0.5V, α = 2 ∼ 3eV−1, h̵ is Planck’s constant, e is the
electron charge and N is number of soft breakdown conduction paths.
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▲ Figure 2.5 — A transistor model under the TDDB stress [Taizh15]
As shown in Equ. 2.17, the trap density increases with the stress time t, when the trap
density exceeds a critical threshold (NDB), the catastrophic hard breakdown occurs.
The critical defect density NBD, is obtained from experiments and the percolation
model and expressed as:
NBD = toxa30 ⋅ exp− a0tox ⋅ ln(Aoxa20 ) (2.19)
Where tox is the oxide thickness, Aox is the oxide area and a0 is a defect size for
percolation model analysis.
When the hard breakdown happens, the resistance of the breakdown path is formulated
as:
RHBD ≅ V1−pG /K (2.20)
where K and p are the technology dependent coefficients. RHBD has the value in the
range of KΩ.
A time-to-breakdownmodel (TBD) for the ultrathin oxide is expressed a follow [Monsi01]:
TBD = T0 ⋅ exp[γ ⋅ (α ⋅ tox + Eak ⋅ T −VG)] (2.21)
where γ is the acceleration factor, Ea is the activation energy, α is the oxide thickness
acceleration factor, T0 is a constant for a given technology, and T is the average
junction temperature. The values of physical parameters in Equation 2.21 such as:(γ ⋅ α) = 2.0 1/Å, γ = 12.5 1/V and (γ ⋅Ea) = 575 meV are extracted from experiments
and published in [Monsi01]. As shown in the model, the time-to-breakdown (Tbd) is
exponentially dependent on the temperature (T), gate voltage (VG) and oxide thickness
(tox).
A long-time application of transistor gate inversions causes tape injections in the oxide
and may format a conducting path through the gate and substrate, resulting in the
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TDDB. The dielectric of transistors experiences a gradual increase of the stress-induced
leakage current at the beginning of the degradation. Then, a sudden death of the
transistor function (i.e. a hard breakdown) occurs when the trap density exceeds a
critical threshold. To prevent any unexpected hard breakdown, the TDDB degradation
should be observed as early as possible, which motivates the work of the stress monitor
construction in Chapter 5.
2.2.4 Electromigration (EM)
Electromigration is a wear-out mechanism of interconnects. Electromigration is a mass
transport of metal atoms (e.g. Al, AlCu or Cu) caused by the passage of applied currents.
The movement of metal atoms arises from high-momentum electrons, passing some of
their momentum to the activated metal atoms [Stron09]. Therefore, Electromigration
often happens under high current densities, and high temperatures. The atom flux
moves along the direction of electron flow [Goel89].
Fig. 2.6 shows Al atoms moving with electrons if their thermal energy is at a certain
active level and there are vacancies of atoms in the metal line to jump into. Flux J is
defined as the number of particles (metal atoms) passing a unit area per unit time. The
flux Jem of the metal atoms under electromigration is expressed as:
Jem = DkT (Z ⋅ q)ρ ⋅ je ⋅N ( atomscm2 ⋅ s) (2.22)
where Z is the electron-to-atom ratio, q is the electron charge, ρ refers to the metal
resistivity, je is the electron current density, N denotes the concentration of moving
metal atoms. D is the self-diffusion coefficient D = D0exp(−EakT ), k is the Boltzmann
constant, T is the absolute temperature and Ea is the activation energy, which differ from
each metal material. Copper has higher activation energy than aluminum, therefore is
less prone to electromigration. However, copper can only mitigate the electromigration
instead of fully solving the issue.
The electromigration can let voids (holes) or extrusion (hillocks) form at certain po-
sitions of the interconnects (e.g. at a via or a contact). The nucleated void grows in
dimensions and reduces the cross-section area of the wires, consequently, elevates the
resistance of the interconnects and increases the signal delay. Under further degra-
dation, the void may eventually break the interconnect and lead to a full open defect.
Contradictorily, the formation of extrusions may grow into a short defect. As a result,
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Electron Al atom
▲ Figure 2.6 — The moving metal atoms and electrons under electromigration [Se-
gur04]
failures occur in-field after an unexpectedly short time of operation, although the
circuits have passed all manufacturing tests.
Black’s law [Black67] is empirically derived to calculate the MTTF for electromigration
is represented as:
MTTFEM = A ⋅ (j−ne ) ⋅ exp( Eak ⋅ T ) (2.23)
where Ea, je, T and k have the same meaning as in Equation 2.22. A is the original
cross-section area, and n is a scaling factor, depending on the metal structure and in
the range of 1 < n ≤ 2.
We can conclude from the equations (Equ. 2.22 to 2.23) that electromigration is inclined
to affect the interconnects with a small cross-section area, an irregular granularity,
locating at circuit hot-spots and suffering from a high current density. Since ideally in
CMOS technology current occurs only during transistor switching, a high switching
activity at the interconnect will enhance the stage of degradation. Additionally, With
a constant supply voltage, the interconnects with a large fanout need longer time to
charge or discharge the load capacitance, causing a longer-lasting current through and
thus, intensifying its electromigration [Goel89, Ingel11]. Electromigration starts with
varying the resistance of the interconnects. The voids and extrusions on wires may
eventually deteriorate into open or short defects after degradation.
2.3 Hardware Test
The manufacturing test aims to detect any possible defects in the circuits, i.e. ensure a
good product quality before shipment and improve the fabricating process for a better
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yield. Thus, the fundamental principle of testing is to distinguish the defective circuits
from the defect-free ones. Delay test is the manufacturing test targeting delay faults. It
is an essential technique to prevent timing failures and detailed below (cf. Section 2.3.1).
During a test (shown in Fig. 2.7), the automatic test equipment (ATE) or other test
hardware (e.g. built-in self-test (BIST)) provides the test vector (i.e. test patterns or
input stimuli) at primary inputs or flip-flops (by the scan structure) and evaluates the
test responses by comparing them to the expected results. The test quality depends on
the thoroughness of the input patterns. A larger test pattern set may help to improve
the test quality, however, will increase the test time, leading to a high test cost and
postponing the time-to-market.
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▲ Figure 2.7 — The principle of a hardware test
The parametric test, functional test, and structural test are three major types of manufac-
turing tests [Tehra11]. The parametric test measures the electric properties (e.g. current
or voltage) at certain positions of the fabricated chips. Functional testing verifies the
correctness of functionality by activating each working feature with operation input
stimuli. Structural testing focuses on the fault detection. By analyzing how a defect
manifests the circuit behavior at the logic level, the faults are modeled, and test patterns
are generated.
2.3.1 Delay Test
Aging mechanisms (cf. Section 2.2) degrade the timing behavior of microelectronic
devices and makes them more prone to manufacturing defects [Tehra11]. Delay test is
intended to target those delay-induced defects in the circuit and ensure all propagated
data in the combinational network can reach the sequential elements (e.g. flip-flops)
in time. Previously functional at-speed tests were applied for preventing the timing
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failures, however, facing the issues of high test time and low defect coverage for industry
designs.
The scan-based structural tests performing at-speed is a cost-effective alternative.
Transition and path-delay fault models can be utilized for test pattern generation to
achieve a relatively good coverage of delay-induced defects.
Scan-based test structure
To achieve a good controllability and observability of circuit logic states stored in
flip-flops, scan flip-flops (Fig. 2.8 (b)) are developed and applied to replace the standard
registers (Fig. 2.8 (a)) in the design for testing. As shown in Fig. 2.8 (b), two additional
inputs, scan-in (SI ) and scan enable (SE), are added to the scan flip-flop. The SE signal
determines whether the scan flip-flop is in the operation mode or the test mode.
Fig. 2.8 (c) shows an example of scan-chains with three scan flip-flops. The SI pin of a
scan flip-flop is connected to the output (Q) of the previous one. For the first element
in the chain, the SI pin is connected to the primary input, and Q pin of the last scan
register is linked to the primary output (SO). In the test mode, the scan path through
these three registers are activated, and any desired logic states can be shifted into the
flip-flops. After performing the test, similarly, the response of the circuit are shifted
out from SO for evaluation. This active scan path makes the internal logic states of the
circuit accessible by the external testers. Thus, it significantly reduces the complexity
of test generation and improves the test coverage.
When delay tests are applied to scan-based designs, each pattern pair to generate
transitions at circuit inputs consists of two test vectors: "initialization vector" V1
and "launch vector" V2. After the signal propagation through the fault sites, the test
responses of the circuit under test (CUT) are captured at operation speed and later
shifted out for evaluation.
To efficiently generate the launch transitions, and capture the test result at-speed with
less control effort, different test methods are proposed. Launch-off-shift (LOS) (i.e.
skewed-load [Savir92]), launch-off-capture (LOC) (i.e. broadside method [Savir94]),
and Enhanced Scan [Dervi91] are the three most important approaches used in the
industry.
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▲ Figure 2.8 — (a) a normal D flip-flop, (b) a equivalent scan flip-flop, (c) a scan-chain
with three scan flip-flops [Tehra11]
Launch-off-shift (LOS)
For the launch-off-shift method, the launch vector V2 is applied by shifting one more
bit through the scan-chain (Fig. 2.9 (a)). Therefore, the test vector V2 is V1 shifted by
one bit (e.g. when V1 is 001101, V2 is 01101X. X refers to the last shift-in bit.) To change
the scan flip-flops from the pattern shifting phase to circuit operation mode for testing,
the scan enable signal (SE) is set to low after V2 launches transition at circuit inputs.
To obtain the test response at operation speed, the SE signal needs to be stabled as
logic low before the capture clock edge. Consequently, LOS requires a timing critical
SE signal, which can quickly switch to low at functional speed, leading to an expensive
design for test (DFT) hardware.
Launch-off-capture
The launch-off-capture method does not require an at-speed SE signal. In the LOC
method, the shifting phase is only used to provide V1 initializing the logic state of CUT.
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▲ Figure 2.9 —Waveform of control signals: (a) launch of shift (LOS), (b) launch of
capture [Tehra11]
V2 is the circuit functional response ofV1. If we use the math term outputs = f (inputs)
to represent the functional dependency between input and output vectors, V2 equals
f (V1). Thus, shown in Fig. 2.9 (b), SE is set to low after the shifting phase (when V1
is provided) and reaches its stable value before the launch cycle (when V2 is applied).
Usually, the shifting clock frequency is much lower than circuit function speed, resulting
much weaker timing requirement of the SE signal.
Enhanced-scan
The enhanced scan can provide an arbitrary pair of vectors to the CUT by storing both
test vectors (V1 and V2) on-chip. For this purpose, additional latches (LA1 to LAs) are
integrated (Fig. 2.10). V1 is first shifted into the scan cells (SFF1 to SFFs) and then put
into latches when the UPDATE signal is high. Then, UPDATE is set to low (to maintain
V1 in latches) andV2 is shifted into the scan cells. OnceV2 is ready in registers, UPDATE
switches to high to change V1 to V2 and launches transitions at circuit inputs. At next
clock edge, test responses are captured into the scan cells. To capture the test results
at-speed, clock signal CLK has to cooperate perfectly with UPDATE to ensure that the
next sampling edge comes exactly after one clock cycle.
Opposed to the functional (LOC) or the shifting (LOS) data dependency between the two
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▲ Figure 2.10 — Structure of enhanced-scan [Laung06]
vectors of each test pair, arbitrary test pairs allow the enhanced scan method to achieve
the maximum coverage of the delay faults, however many false paths in operation
may be sensitized during testing, causing the over-test issue. Each enhanced-scan cell
requires an additional latch inducing a higher hardware cost. Additionally, an extra
control signal UPDATE is added and it could be very difficult to maintain the timing
relation between UPDATE and CLK at-speed.
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Formal Foundations
This Chapter establishes a brief introduction to Boolean Algebra as modeled in later
chapters following the textbook [Brown90]. The formal notations and basic concepts
of Boolean Function and its Representations form the basis of the Binary Decision
Diagram (BDD) and Algebraic Decision Diagram (ADD), utilized for the workload
monitor construction in Chapter 5. This chapter also presents the problems of Boolean
satisfiability and pseudo-Boolean optimization, which compose the foundation of the
algorithms applied in Chapter 7.
3.1 Representations of Boolean Functions
We assume x1, x2, ..., xn are n Boolean variables with valuesB = {0,1}, then a Boolean
Function with n variables f (x1, ...xn) is a mapping from the n-dimensional Boolean
domain Bn = {(x1, x2, ..., xn)∣xi ∈ B)} to the codomain B (denoted as: f ∶ Bn ↦ B),
which can be represented by a Boolean formula. n is the degree or the order of the
Boolean function f . For the preciseness, the n-variable Boolean functions are also
defined by a conforming set of rules [Brown90]:
1. For any element b ∈ B, the constant function, denoted by
f (x1, x2, x3..., xn) = b ∀(x1, x2, ..., xn) ∈ Bn,
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is a n-variable Boolean function.
2. For any symbol xi ∈ {x1, x2, ..., xn}, the projection-function, defined, for any
specified i ∈ {1,2, ...,n}, by
f (x1, x2, x3..., xn) = xi ∀(x1, x2, ..., xn) ∈ Bn,
is a n-variable Boolean function.
3. If g and h are n-variable Boolean functions, then so are the functions g ∨ h, g ∧ h
and g¯ for all (x1, x2, ..., xn) ∈ Bn, expressed as:
• (g ∨ h)(x1, x2, ..., xn) = g(x1, x2, ..., xn)∨ h(x1, x2, ..., xn)
• (g ∧ h)(x1, x2, ..., xn) = g(x1, x2, ..., xn)∧ h(x1, x2, ..., xn)
• (g¯)(x1, x2, ..., xn) = g(x1, x2, ..., xn)
4. Any function derived from applying the above three rules for a finite number of
times is also a Boolean function.
Two Boolean functions, f and g are equivalent if
f (x1, x2, x3..., xn) = g(x1, x2, x3, ..., xn)
for every ordered n-vector (x1, x2, x3, ..., xn) ∈ Bn.
For a Boolean function f , the set of Boolean assignments in Bn mapping f to true is
named the on-set (or satisfying set) of f , while the set of assignments mapping f to false
is the off-set of f . If the on- and off-set of f partition the entire assignment space Bn,
then f is completely specified, otherwise it is called incompletely or partially specified.
when a variable xi of function f is replaced by a constant b ∈ B, the remaining function
is called a co-factor (or a restriction) of f , denoted as: f ∣xi=b. For any variable x1, x2, ..., xn,
a co-factor of xi is expressed as:
f ∣xi=b(x1, x2, x3..., xn) = f (x1, ..., xi−1, b, xi+1..., xn)
Using this notation, the Shannon expansion [Shann38] of a function f around variable
xi is given by
f = (xi ∧ f ∣xi=1)∨ (x¯i ∧ f ∣xi=0) (3.1)
Some functions may not depend on all variables. The dependency set of a function f ,
denoted I f , contains those variables on which the function depends, i.e. I f = {i∣ f ∣xi=0 ≠
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f ∣xi=1} The function which for all variable assignments yields 1 (0) is denoted 1 (0).
Then, the dependency sets of Boolean functions 1 and 0 are the empty sets.
Boolean functions can also be represented by tables, maps, cubes or graphs. The
properties and size of different representations will affect the effort and efficiency of
the manipulation of Boolean functions. The representations used in the thesis is the
focus of the reminder.
3.1.1 Representation as Formula
In a Boolean formula, a literal is a Boolean variable or its negation. A conjunction
of literals is a product term, a disjunction of literals is a sum. If the conjunction
(disjunction) contains all variables of the function, it is called minterm (maxterm).
A Boolean formula h is in Disjunctive Normal Form (DNF), if it is a disjunction of
conjunctions and individual literals. A DNF of h is expressed as:
h = l⋁
j=1(
kj⋀
i=1 x
j
i) (3.2)
where xji refers to literals and k j is the number of literals in each conjunction. i and j
are the indexes of literals and conjunctions respectively.
Similarly, a Conjunctive Normal Form (CNF) is a conjunction of disjunctions and literals
and can be written as:
h = l⋀
j=1(
kj⋁
i=1 x
j
i) (3.3)
where k j is the number of literals in each disjunction. j is the index of disjunctions.
In general, there could be an infinite number of Boolean formulas representing one
Boolean function. To identify whether two Boolean representations are isomorphic
requires solutions to NP-Complete or coNP-Complete problems [Garey79]. Boolean
formulas are restricted to be an unique representation of Boolean functions. Such a
Boolean formula under constraints is in a canonical form, which enables the Boolean
function comparison through the comparison of their representations.
3.1.2 Table-, Map- and Cube-Based Representation
An n-variable Boolean function can be explicitly represented by a truth table, in which
the function values (either 0 or 1) are listed in 2n rows according to variable assignments.
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The truth-table is a canonical representation of the Boolean function. However, the
size of the table grows exponentially w.r.t. the number of variables.
A Karnaugh map [Karna53] is a two-dimensional representation of a Boolean function.
In the cube-based representation, the on-set of an n-variable Boolean function f is
represented as a collection of vertices on an n-dimensional hypercube with 2n vertices
and n ⋅ 2n−1 edges. Each single vertex in the n-dimensional space is a minterm or
product with n literals of the function f . A cube is a conjunction of literals. A set of
cubes that represents f is called a cover of f , i.e. a cover of f contains all vertices of the
on-set but no vertices of its off-set. The cube-based representation is an efficient data
structure for the manipulation and minimization of Boolean functions.
3.1.3 Graph-Based Representation
Binary decision diagrams form the most important graph-based representation of
Boolean functions and have been first presented in [Lee59] for a switching circuit
implementation. The concept has later been extended to multi-valued decision diagrams
or algebraic decision diagrams (cf. Section 3.2) for partially specified functions or more
sophisticated modeling applications.
Binary Decision Diagrams
For manipulating Boolean functions, the notations and concepts of Binary decision
diagrams (BDDs) are introduced by Lee [Lee59] and further investigated by Akers [Ak-
ers78]. BDDs become an essential means for digital circuit design, synthesis and
verification after Bryant puts further restrictions on the ordering of decision variables
in the vertices. The Reduced Ordered Binary Decision Diagrams (ROBDDs) presented
in [Bryan86] is a canonical form, therefore improves the efficiency of algorithm devel-
opment and reduces the effort for representation manipulation.
In [Bryan86], Bryant defines a BDD as a rooted, directed and acyclic graph G with
two types of vertices (V: the set of vertex): A non-terminal vertex or leaf v ∈ V has a
variable index index(v) ∈ {1, ...,n}, and two children (successors) low(v), high(v) ∈ V.
A terminal vertex v ∈ V has a value value(v) ∈ {0,1}.
Furthermore, for all non-terminal vertex v, if it has a non-terminal child, then the index
of the child is larger than the index of the vertex, i.e. if low(v) (high(v)) is non-terminal,
then index(v) < index(low(v)) (index(v) < index(high(v))). This restriction forces
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all variable indices on every path (from the BDD root to a terminal) to have a rising
order, thus guarantees the acyclicity of the graph.
Bryant builds up the correspondence between a graph G with root vertex v and a
Boolean function fv recursively as follows [Bryan86]:
1. If v is a terminal vertex:
• If value(v) = 1, then fv = 1
• If value(v) = 0, then fv = 0
2. If v is a non-terminal vertex with index(v) = i, then fv is the function
fv(x1, ..., xn) = x¯i ∧ flow(v)(x1, ..., xn)∨ xi ∧ fhigh(v)(x1, ..., xn). (3.4)
Thus, a non-terminal vertex v with index(v) = i corresponds to Shannon expansion of
fv w.r.t. variable xi (Equ. 3.1). The high and low children of v are the co-factors of fv.
Fig. 3.1 provides an example of the BDD w.r.t the Boolean function fv = x1 ∧ x2 ∨ x4.
The dash line of a vertex v points to low(v) and the solid line links high(v). In graph
G, every path can be described by a conjunction of literals. The value of a terminal
at a path end is the function value with variable assignments defined by the path.
Every vertex in the graph is contained in at least one path, i.e. no part of the graph is
"unreachable." In Fig. 3.1, function values and the corresponding Boolean expression
of the five paths are listed with the exemplar BDD (the ∧ symbols are omitted from
expressions).
1
2
4
0 1
x1x4
p1 p2
p3
p5
p1:
expression value
0
x1x2x4p2: 0
x1x4p3: 1
p4 p4: 1x1x2x4
p5: 1x1x2
▲ Figure 3.1 — A BDD constructed from a Boolean function
Function graphs G and G′ are isomorphic if there exists a one-to-one function σ
mapping from the vertices of G onto the vertices of G′ such that for any vertex v if
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σ(v) = v′, then either both v and v′ are terminals with value(v) = value(v′), or both
v and v′ are non-terminal vertices with index(v) = index(v′), σ(low(v)) = low(v′),
and σ(high(v)) = high(v′).
A BDD G is reduced if it contains neither a vertex v with identical children low(v) =
high(v), nor distinct vertices v and v′ such that the sub-graphs rooted by v and v′
are isomorphic. Such BDDs are called Reduced Ordered Binary Decision Diagrams
(ROBDDs) and form a canonical representation of Boolean functions [Bryan86]. The
equivalence checking by the comparison of two ROBDDs with identical variable order
requires a linear time w.r.t. the graph size. The size of an ROBDD depends on the
variable order. The search for an optimal variable order minimizing the graph size is
an coNP-complete problem [Bryan86]. There exist functions whose ROBDDs grow
exponentially in the size independent of the variable order e.g. the output function of
an integer multiplier [Bryan86].
3.2 Algebraic Decision Diagram
An Algebraic Decision Diagram (ADD) is an extend Binary Decision Diagram (BDD)
[Bryan86] which allows to have multiple terminal notes with a set of constant values
from an arbitrary finite domain [Bahar93]. An ADD is a directed acyclic graph G =(V ∪Φ ∪ T,E) constructed by a set of internal nodes V, a set of functions nodes Φ, a
set of terminals T and a set of edges E. The ADD maps a set of Boolean functions F
to a set of constants S, expressed as F ∶ {0,1}n ↦ S. Each internal node v ∈ V labeled
as l(v) has two successors. The two successors of node v are labeled as low(v) and
high(v), respectively. The zero-edge (dash line) points to low(v) and the one-edge
(solid line) connects high(v) from node v . The label identifies a variable on which
the set of Boolean functions F depend. A function node φ ∈ Φ has one successor
and no predecessor. The function nodes are mapped one-to-one to the functions F.
Each terminal node t ∈ T is labeled with an element s(t) ∈ S. Terminal nodes have no
successors. The function of a terminal node t is a constant function s(t) and independent
from all Boolean variables. Variables in the ADD are in a increasing order. If vj is in a
sub-graph under vi (vi, vj ∈ V), then l(vi) < l(vj). An ADD is a representation of a set
of Boolean functions, defined as:
1. The constant function s(t) (i.e. the function of a terminal node t) is interpreted
as an element of a Boolean algebra with the size larger than or equal to ∣S∣.
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2. The function of a node v ∈ V is the Shannon expansion (Equ. 3.1):
fv = l(v)∧ fhigh(v) ∨ l(v)∧ flow(v)
where fhigh(v) and flow(v) are the functions of the two successor of node v.
3. The function of φ ∈ Φ is the function of its only successor.
As shown in Fig. 3.2, a table and an ADD represent the mapping from a set of Boolean
functions F = {x¯1x¯3, x¯1x3, x1x¯2x3, x1x2} to a set of real values S = {2.7, 3.8, 4.0}.
x1 x2 x3 
0 - 0 
0 - 1 
1 0 1 
1 1 - 
s(t)
2.7
3.8
3.8
4.0
x1
x2
x3
2.7 3.8 4.0
F
▲ Figure 3.2 — An ADD constructed from a mapping table
3.3 Boolean Satisfiability
Boolean SATisfiability (SAT) is a decision problem (i.e. requiring yes/ no answer)
that checks whether an assignment of the variables exists satisfying a given Boolean
formula. More precisely, a SAT problem can be presented as:
For a given Boolean formula representing a Boolean function f (x1, x2, ..., xn) ∶ Bn ↦ B,
we search for an assignment (a1, a2, ..., an) ∈ Bn which evaluates f (a1, a2, ..., an) to
true.
A Boolean formula conducting the satisfiability checking is called a SAT instance.
The assignment of Boolean variables yielding the SAT instance to true is a satisfying
assignment. If a satisfying assignment exists for a SAT instance, the instance is satisfiable.
If no such satisfying assignment exists, the SAT instance is unsatisfiable. When a
satisfiable instance always yields true regardless the assignment of variables, it is
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called a tautology. Determining whether a Boolean formula is a tautology can be easily
transformed into a SAT problem. When we negate the formula for tautology checking,
the problem is converted to check the unsatisfiability of the negated formula. If the
negated formula is satisfiable, the original formula is not a tautology.
The SAT problem is proven to be NP-complete [Cook71]. Thus, all known algorithms
face an exponential complexity w.r.t. the number of variables in the SAT instance either
in time or in the storage space. The majority of SAT solving algorithms process the
instances in CNF (cf. Section 3.1.1). The disjunctions in the formula are named clauses.
Davis-Putnam (DP) algorithm [Davis60] is the first algorithm developed for SAT
problem-solving. The DP algorithm iteratively selects variables to perform trans-
formations, that cover the original SAT instance to an equivalent formula. The iteration
continues until an empty clause is derived from the transformation or all variables
are considered. When the algorithm terminates due to the occurrence of the empty
clause, the original SAT instant is unsatisfiable. Otherwise, the represented function is
satisfiable.
The Davis-Putnam-Logemann-Loveland (DLL or DPLL) algorithm [Davis62] is a search-
based procedure and the basis of most modern SAT solvers. The algorithm iteratively
sets the value to the variables until a satisfying assignment or conflict is found. When
a conflicting assignment occurs, the algorithm performs the backtrack and examines a
different assignment.
A systematic review of SAT solvers can be found in [Biere09].
3.4 Pseudo Boolean Optimization
3.4.1 Pseudo Boolean Function
Let n denote a positive integer. A pseudo-Boolean function is a mapping from a set of
binary vectors Bn = {0,1}n to a set of reals R, i.e. a real value is associated to a finite
number of 0-1 variables. A pseudo-Boolean function f (x1, x2, ..., xn) ∶ Bn ↦R can be
uniquely expressed as a multilinear polynomial:
f (x1, x2, ..., xn) = c0 + m∑
k=1 ck ∏i∈Ak xi (3.5)
where c0, c1, ..., cm are the real coefficients, and A1,A2, ...,Am are nonempty subsets
of N = {1,2, ...,n} [Boros02].
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3.4.2 Pseudo-Boolean Satisfiability and Optimization
A pseudo-Boolean constraint (i.e. an extended clause) is a linear 0-1 inequality: c1 ⋅ L1 +
c2 ⋅ L2 + ... + cn ⋅ Ln ≥ d, where ci, d ∈ Z are integer coefficients and Li are Boolean
literals. Index i ∈ N = {1,2, ...,n}. The pseudo-Boolean constraint is satisfiable if(∑i∈N ∣ci∣) ≥ d. If all integer coefficients (ci and d) are equal to 1, the peseudo-Boolean
constraint (∑i∈N Li) ≥ 1 (can also be represented as disjuctions of literals ⋀i∈N Li)
becomes a classical clause.
Pseudo-Boolean Optimization (PBO) is a procedure searching the solution that satisfy all
pseudo-Boolean constraints and optimize the objective function. An objective function
is a pseudo-Boolean function, denoted as g(x1, x2, ..., xn) ∶ Bn ↦R for maximization
(or minimization). The Boolean function f (x1, x2, ..., xn) ∶ Bn ↦ B is formulated as a
conjunction of pseudo-Boolean constraints, which require being satisfied during the op-
timization. A PBO problem is to explore an optimal Boolean vectorV = {v1, v2, ..., vn} ∈
Bn, to obtain f (V) = 1 and ∀Y∈Bn{[ f (Y) = 1]Ô⇒ [g(Y) ≤ g(V)]} (in case of maxi-
mization) Y is an arbitrary Boolean vector. The pseudo-Boolean optimization solvers
have been extensively published [Hamme86,Boros02] and become commonly supported
by the commercial tools.
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State of the Art
Aggressive technology scaling increases the possibility of manufacturing defects, the
susceptibility to aging and it aggravates process variations, thus threatens the system
reliability and diminishes the device functioning lifetime. To overcome these challenges
of the hardware reliability, the work at hand aims to elevate the detectability of fabri-
cating imperfections and marginal devices and improve the system online observability
for an effective stress reduction and accurate failure prediction.
This chapter first gives a brief overview of the state-of-the-art test schemes for small
delay fault detection, followed by a short discussion of monitoring approaches for
aging degradation. To avoid pessimistic static design margins, aging monitoring and
adaptation approaches are often applied in fields. As a result, the On-line built-in self-
test techniques, degradation measurement methods and monitor on-chip placement
are the focus of our following review.
4.1 Small Delay Fault Detection
Low-power and near-threshold operation reduces the noise immunity and makes
the circuit highly susceptive to small delay deviations. Although small delay faults
cause only a limited variation of path delay and such hidden delay faults [Helle14]
(cf. Section 2.1.2) even do not violate the nominal operation timing, the marginal
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hardware may pose a reliability risk later due to aging and degradation in-field [Kim10],
when for instance oxide defects grow or the delay of a resistive via magnifies due to
electromigration. Thus, an early life failure (ELF) or a functional timing failure may
occur after product shipment [Yan04].
Consequently, small delay faults require thorough test schemes to achieve a high test
quality and efficiency (i.e. to obtain a high fault coverage with low test cost). Because of
the small magnitude of deviated delay, SDFs are commonly screened via the sensitizable
long paths through the fault site or detected by Burn-in or faster-than-at-speed tests.
4.1.1 Pattern Generation and Arrangement
Various test pattern generation, selection and grouping methods are published targeting
SDF detection.
Under the guidance of the circuit timing information, timing-aware ATPG methods
target SDFs through paths with minimal slack to gain a better observability of the
fault effects. However, detecting SDF through long path often leads to a significant
CPU runtime and pattern count. [Lin06] proposes a weighted random scheme for
pattern generation, which activates various path branches for fault effect propagation
to achieve an improved path coverage. To facilitate the test efficiency and trade-off the
fault detectability against test pattern count, the authors also introduce a new fault-
dropping criterion: Dropping based on Slack Margin (DSM). During simulation, faults
are dropped from the target list when they are detected through the paths satisfying
the slack requirement.
When the circuit timing information is unavailable, the probability that an SDF is
detected through a long path can be increased with n-detect ATPG, which generate
the test patterns attempting to screen the fault n times via different paths through the
fault site. n-detect ATPG is an effective method for SDF detection and requires much
less CPU runtime in comparison with timing-aware ATPG since the computational
expensive analysis of path length can be avoided. However, the usage of such n-
detect ATPG scheme is significantly limited by the high pattern count for a large n
number. [Huang06] optimizes the traditional n-detect ATPG method by modeling the
pattern generation process as a minimum covering problem. A minimum number of
patterns is obtained by providing Integer linear programming (ILP). A heuristic method
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with less computation complexity is also proposed as an alternative for sub-optimal
solutions.
[Ahmed06] proposes a pattern selection scheme which picks the patterns sensitizing
a higher percentage of long paths and masking all short paths from a n-detect ATPG
pattern set, to enable the pattern generation with timing-unaware ATPG tools for
high-quality SDF detection.
[Ahmed09] presents a pattern grouping technique cooperating with faster-than-at-
speed tests (cf. Section 4.2). The technique sorts the patterns of a given a test set w.r.t its
sensitized path length and groups them into several subsets with similar path delay. The
path length in each pattern group as well as IR-drop induced delay determine the test
frequency of the subset, which can achieve a good observability of SDFs and currently
maintains a positive slack for fault-free paths to avoid X-masking (cf. Section 4.2).
4.1.2 Burn-in Test
Burn-in stresses the hardware, e.g. by increased voltage or temperature, to accelerate
defect degradation and to detect imperfections and ”infant mortality” (ELFs). The
effectiveness of burn-in test with increased voltage has been reduced exponentially
due to voltage scaling [Nigh00]. Burn-in may also reduce the reliability of the devices
[Volle99]. Additionally, burn-in is very expensive due to the required equipment and
high test time.
4.2 Faster-than-at-speed Test
Faster-than-at-Speed test (FAST) applies test patterns at frequencies above the nominal
speed to reduce the positive slack of the path for fault effect propagation and screen
small delay faults or hidden delay faults [Mao90,Yan03]. Fig. 4.1 shows the fundamental
idea of FAST through a simple example.
We assume two small delay faults (F1, δ1) and (F2, δ2) are located in gate A and B
respectively (shown in Fig. 4.1). δ1 and δ2 are the fault magnitude of F1 and F2, i.e.
the deviated delay w.r.t. the circuit timing specification. By applying the test pattern
pair (p1, p2), fault F2 propagates to output o1 and o2, while fault F1 propagates only
to output o3. If the delay test is performed at nominal operation frequency fCLK, due
to the propagation path slack and the fault magnitude, only the fault effect of F2 can
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▲ Figure 4.1 — The faster-than-at-speed test for hidden delay faults
be observed at output o1. F1 located on the short path is hidden by the path slack at
fCLK. If the test patterns are provided at a higher frequency fFAST , the faulty behavior
of F1 can be observed at output o3 with the early sampling time TFAST = 1/ fFAST .
However, the signal propagating from a longer path to o1 has not reached its stable
state. Therefore the unstable signal value has to be presented as unknown (X-value).
As shown Fig. 4.1, FAST improves the detectability of small delay faults, i.e. previously
undetectable faults become observable at a higher testing speed. The high test frequency
of FAST induces a significant IR-drop into the circuit, which was targeted and solved
by the IR-drop analysis and pattern reordering in [Ahmed09].
FAST can be applied externally with automatic test equipment (ATE). The ATEs sup-
porting high-speed tests are often very costly since they require dedicated designs to
overcome the electrical effects (e.g. tester skews, parasitic capacitances) affecting each
measurement [Yan03]. An alternative solution is to support FAST with a Built-In-Self-
Test (BIST) structure. Programmable on-chip clock generators [Pei10, Tayad08] are
proposed for this purpose. The first FAST-BIST is introduced in [Helle14]. However,
both of the FAST frameworks face the same difficulty: the unknown values appearing
at long path ends (in Fig. 4.1).
In the remainder of the section, we discuss the state-of-the-art techniques overcoming
the challenges of FAST.
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4.2.1 On-chip Infrastructure for Test Evaluation
Both the ATE and BIST frameworks require test response compaction structures on-chip.
However, X-values in test responses during FAST (in Fig. 4.1) corrupt the compaction
results. The scheme in [Amode05] directly blocks all X-values at their appearing circuit
outputs but induces a significant hardware and control overhead. More often the
compaction hardware plays the role of handling X-values. Although many X-handling
schemes [Mitra02, Narus03, Rajsk03, Sharm05, Tang04, Touba07,Wohl07] have been
proposed for BIST at nominal speed, those standard solutions can not be directly
implemented for FAST due to the following reasons. The distribution of X-values
depends on the circuit topology i.e. the distribution of long paths. The simulation results
published in [Kampm16] show that the number of X-values grows dramatically with the
increase of test frequency. The varying X-rates in different test frequency challenges
several compaction schemes [Garg08,Mitra04, Lien14] coping with only a constant
X-rate. As a result, such compactor has to be designed for the worst-case X-values,
leading to a high overhead and decreased fault coverage. The extremely high number
of X-values due to aggressive over-clocking invalidates the X-tolerant compaction
schemes [Rajsk03, Sharm05,Rajsk06,Wohl07] tolerating only certain moderate X-rates.
To cope with the potentially unbounded X-rates, [Singh10] has proposed a multiplexer-
based outputs compression scheme to avoid the test response compaction. Since only a
very small portion of response bits are observed for the fault detection, the method re-
quires an extra amount of test patterns to achieve the target fault coverage. Additionally,
the compression reduces the possibility of observing unmodeled faults.
[Helle14] introduces a programmable X-handling compaction scheme adapted to each
test frequency. It combines an X-canceling MISR in [Touba07] with a small on-chip
storage for intermediate signatures. The intermediate signatures are later processed
off-chip to observe the targeted hidden delay faults.
[Czysz10] provides an X-masking approach based on a flexible scan-chain selection.
The masks for scan-chain selections are generated at each cycle by exploiting the
correlation between X-states.
[Kampm16] presents a test response compaction technique based on scan flip-flop
clustering. The proposed method puts the scan flip-flops with similar X-behavior into
the same scan chain by analyzing both the circuit topological and the simulation-
based X-profiles. Clustering and blocking only a few scan-chains per test pattern can
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dramatically reduce the X-values appearing in the compactor circuit, while a high
detection efficiency of small delay faults can still be achieved.
4.2.2 Frequency Selection for FASTs
For a high fault coverage, a high maximum test frequency fmax and many different
frequencies are often required. Typically fmax is set up to 3 times of the nominal clock
fnom [Amode05,Ahmed09,Lee08]. When selecting test frequencies, there are mainly
two strategies: The first strategy simply selects the frequencies evenly distributed in
the range [ fnom, fmax] (e.g. four equal-distant frequencies 1.5 ⋅ fnom, 2 ⋅ fnom, 2.5 ⋅ fnom,
and 3 ⋅ fnom = fmax are chosen.). With the predefined fixed frequencies the first strategy
tries to adjust the pattern set and test control scheme [Liu17] appropriately for a
high detection efficiency. In contrary, the second strategy provides a given set of test
patterns as the precondition and searches for a minimum set of frequencies to reach
the maximum fault coverage.
[Helle14] uses a greedy heuristic algorithm to select a minimum number frequencies to
cover all the target faults. With the selected test frequencies the fault set is partitioned
into groups such that all the faults in one group can be tested by the same frequency.
The paper [Kampm15] proposes a new hybrid approach combining both strategies
for FAST frequency selection. It firstly performs the tests with a basic transition fault
pattern set at preselected frequencies to cover most of the target faults and identify the
remaining hard-to-detect ones. Then extra timing-aware patterns are generated for the
hard-to-detect faults and provide to circuits together with the basic test set. Finally, an
optimal set of frequencies are selected based on the extended test set and guarantees a
maximum fault coverage.
4.3 On-line Built-in Self-Test for Aging Monitoring
On-line built-in self-test techniques [Li08, Inoue08, Kocht10, Sato09,Helle14] can be
applied for circuit aging prediction.
The Concurrent Autonomous chip self-test using Stored test Patterns (CASP) in [Li08]
measures the delay of target paths on one or more cores in a multi-core system periodi-
cally by performing on-line testing with thoroughly generated pre-stored test patterns,
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without interrupting the functional operation of the entire system. The Virtualization-
Assisted concurrent autonomous Self-Test (VAST) in [Inoue08] provides an on-line
scheduling approach considering core unavailability to minimize the functional inter-
ruption and keep the measurement frequency at a high level.
In [Kocht10], partially specified patterns are provided to construct the concurrent BIST
circuitry. Due to the large portion of don’t care bits in the pattern set targeting the
most critical faults, the synthesized concurrent self-test hardware results in a much
lower hardware overhead and test latency than previous techniques.
[Sato09] performs the on-line delay testing with the BIST architecture at the power-
on/off time of a system for degradation measurement. The monitoring inaccuracy
induced by temperature deviation or supply voltage noise is adjusted by utilizing the
embedded ring oscillators.
4.4 Aging Monitors
If an individual hardware is developed and integrated on-chip for aging monitoring,
we call this logic component an aging monitor. In this section, we review various
designs of state-of-the-art aging monitors. We study the working principles of monitors
and compare their advantages and disadvantages from many different aspects. By
analyzing the observables of the monitors (i.e. the aging indicators), we notice up-to-
date monitors measure only the degradation effects (such as deviated delay, working
current). To predict reliability risks as early as possible and pro-activate the aging
mitigation techniques, we introduce a stress screening monitor in Chapter 5. After
examining the monitoring overhead (cf. Section 4.5), we provide a novel monitor
placement approach to reduce the prediction latency as well as the monitoring cost
(cf. Chapter 6). Furthermore, the delay increase can be induced not only by aging but
also by small delay defects. We present a method in Chapter 7 to reuse state-of-the-art
delay monitors for small delay fault test, avoiding the complex X-handling structures
in test compactors or evaluators during faster-than-at-speed-test.
Monitors sensing the degradation effects in the circuit can be classified in many ways
based on:
• whether the monitor is sensitive to aging degradation: self-stressed [Carls07,
Kim08] or aging resilient [Vazqu10, Saliv15];
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• what is the degradation indicator for measurement: working current [Hsieh07,
Wang11], threshold voltage [Carls07], frequency [Kim08], signal slew rate [Ghosh09],
delay or slack [Agarw08, Saliv15];
• whether the monitor is prognostic [Agarw08,Saliv15] or applying error detecting
and correcting schemes [Das09, Sato07];
• whether the monitor takes the circuit workload into account for aging estimation:
standalone [Tscha09,Wang12] (cf. Section 4.4.1) or in-situ monitors [Agarw08,
Das09] (cf. Section 4.4.2);
• on which abstraction level the monitor is proposed: micro-architecture level
[Blome07,Pei09] or device level [Carls07,Kim08, Saliv15].
The circuit workload plays an important role in aging degradation and will significantly
influence the monitor placement and measurement accuracy. Therefore, we distinguish
aging monitors by checking whether the operation workload or its effects are under
observation. Then, we categorize them into standalone and in-situ monitors.
4.4.1 Standalone Monitors
We call the monitors that read in neither directly the workload nor any aging indicators
depending on the workload from the monitored circuit standalone monitors. Instead,
this type of monitors often includes a stressed cell which is overcritically designed or
overstressed, to guarantee that the stressed cell degrades faster than the monitored
circuit under actual operation [Carls07,Kim08].
The tunable replica circuit [Tscha09] is designed and calibrated to track local critical
path delays of each pipeline stage of a processor. Representative Critical Reliability Paths
(RCRPs) [Wang12] as a individual measurement unit estimates the aging degradation of
the design in the field. This implementation improves the accuracy of aging estimation,
but brings extra hardware cost and sampling control signals. Other effects, such as
process variations, crosstalk and power supply noise, haven’t been taken into account,
which may also cause different delays in RCRPs and the functional circuit.
Standalone monitors are non-intrusive and with better hardware efficiency. However,
their effectiveness bases on the assumption that the mission logic does not degrade
faster than the stressed cell. Unfortunately this cannot be guaranteed since degradation
strongly depends on transistor workload andworking conditions (temperature or supply
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voltage). Due to large workload differences between applications [Chand14,Baran15],
the self-stressed standalone monitors have to be pessimistic and underestimate the real
device lifetime.
4.4.2 In-situ Monitors
In-situ monitors measure a performance indicator directly in the functional part of the
circuit. Razor flip-flops [Das09] are augmented with shadow latches synchronized by a
delayed clock. By comparing the values in original registers and shadow latches, an
aging induced timing failure can be detected. [Sato07] simplifies the Razor flip-flop
design by eliminating the delayed clock and adds a delay buffer before the signal line
of the shadow register. The signals from the functional circuit are presampled by the
shadow flip-flops to generate alerts for the imminent failure.
[Blome07] constructs an online path slack measurement unit named wear-out detection
unit (WDU) by modeling the timing degradation of oxide breakdown at microarchitec-
tural level. Cooperating with a proposed statistical analysis, the WDU is self-calibrating,
generic to various micro-architectures, and capable of identification of significant signal
latencies amount those abnormal samples due to the noise or temperature fluctua-
tions. [Pei09] builds an on-chip path delay measurement (OCDM) component, which
can transform the delay of the candidate paths into a sequence of digital values, stored
in the flip-flop of the Vernier Delay Line (VDL) chain.
Delay detecting flip-flops [Agarw08,Dadgo10,Vazqu10, Saliv15] detect the degradation
progress when a transition of the observed signal violates the predefined detection
window (guard band) before the clock sampling edge. Scout flip-flop [Semia14] gen-
erates a tolerance window for late transitions after the clock. The late transitions
trigger the scout flip-flop to predict as well as correct the failure. Low-cost transition
detectors [Omana13] are based on transmission gates and allow to mask late transitions
by shifting the clock.
A delay detecting flip-flop is a standard flip-flop extendedwith a delaymonitor [Agarw07].
The monitors can detect a delay increase by sensing the transitions during a predefined
detection window and are often placed at the end of critical paths (cf. Section 4.5.2) or
selected intermediate positions of combinational circuits (cf. Chapter 6). Two delay
monitor structures are proposed in [Agarw07].
52 Chapter 4 ● State of the Art
A delay monitor (Fig. 4.2 (a)) consists of a delay element, stability checker and
latch:
The delay element shifts the clock to generate a reference signal (CLKdelay in Fig. 4.3 (a)).
The time period Tg between the rising edges of the clock (CLK) and CLKdelay is the
guard band. The duration of guard band (Tg) equals the clock period minus the delay
(∆a) from the delay element. The stability checker measures signal stability during the
guard band i.e. the detection window. The design margin (Fig. 4.3 (a)) prevents a false
activation due to process variation or early aging degradation. If in the nominal case
the signal D at a path endpoint reaches its stable value before the guard band, the path
is not critical for operation. On the contrary, if the signal is unstable during the guard
band (D’), an alert is generated and stored in the latch.
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▲ Figure 4.2 — Structure of a delay detecting flip-flop with the (a) stability checker
[Agarw07,Vazqu10] or (b) comparator logic [Agarw07, Saliv15]
An alternative design (Fig. 4.2 (b)) contains a delay element (with delay ∆b =
Tg), shadow register and an XOR gate:
Because of the delay element, the observed signal D is presampled by the shadow
register. The XOR gate comparing the outputs of the original (Q) and shadow register
(Q’) constructs the detection window with Tg interval before clock rising edge. If an
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observed signal D stables before the detection window, the same values are sampled
fromD andDdelay (the green crosses in Fig. 4.3 (b)) and written into both of the registers,
indicating a well-functioning circuitry. If the a signal D’ changes its value within the
detection window, i.e. the transition of signal D′delay (D’ delayed by ∆b) arrives after the
clock rising edged, different values are captured in the original and shadow registers
(red crosses in Fig. 4.3 (b)) and then compared by the XOR gate. In this case, a timing
alert is issued.
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▲ Figure 4.3 — Signal waveform of a delay detecting flip-flop with the: (a) stability
checker or (b) comparator logic
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To prevent the self-degradation of monitors, the enable signal En of the both design
structures in Fig. 4.2 is used for periodic monitor activation for aging measurement
[Vazqu10]. Signal En can be used to disable those monitors with false alerts when
applying monitors to the reuse approach during delay test (cf. Chapter 7).
A major point to identify whether a monitor structure can be utilized to our approaches
(cf. Chapter 6 and 7) is how the clock period influences the detection window. In
structure Fig. 4.2 (a), the delay (∆a) added to CLK is a constant, i.e. the detection
window starts always at time Tsample. When the clock period reduces to clkp′, the
size of detection window (Ta) decreases accordingly. Contrarily, in the structure of
Fig. 4.2 (b), a delay ∆b is added to the data signal of the FF. No matter how the clock
frequency changes, the interval between the sampling time of the original and shadow
register remains as a constant. For this reason, when integrating the monitors of
Structure (a) to the observation points (cf. Chapter 6), the delay (∆a) needs to be
adjusted accordingly. Monitors of Structure (b) can be directly applied to both monitor
replacement and reuse schemes (cf. Chapter 6 and 7).
4.5 Monitor Placement for Reduction of Hardware
Overhead
4.5.1 Standalone Monitor Placement
For an accurate agingmonitoring, standalone monitors (defined in Section 4.4.1) are often
placed adjacent to the subject under measurement to share an identical environment
which affects aging degradation, such as temperature or supply voltage. Tunable replica
circuit [Tscha09] are inserted next to each pipeline stage of a processor. Representative
Critical Reliability Paths (RCRPs) [Wang12] are located at the position where the
critical reliability paths (i.e. the monitoring target) are under the similar voltage and
temperature. Prognostic cells in [Carls07] are placed close to the host circuit to obtain
similar environmental conditions and same process parameters.
The monitors can also be applied to analyze the distribution or degradation speed of
aging. With such intention, monitors can be evenly distributed on-chip or placed at the
"hot-spots" due to spatially nonuniformed power dissipation.
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4.5.2 In-situ Monitor Placement
Due to the hardware overhead, it is infeasible to integrate the aging monitors into
all flip-flops, thus monitors are often placed at the end of the critical or long paths
[Agarw08,Wang07b].
In low power designs, the path lengths are equalized and many paths have lengths
close to the critical path. Delay uncertainties caused by process variations, transistor
workload or working conditions are hard to predict and compensate in the design phase.
The critical path of the design may vary from chip to chip and over time. Thus, not
only the nominal critical path but also the near critical ones have to be monitored.
A non-enumerative technique [Baba09] and a representative critical-path selection
scheme [Firou13] are proposed to reduce the number of paths necessary for observation.
[Gomez15] selects the critical paths for end-path monitor insertion by taking the effects
of process variation and aging degradation due to NBTI into account. The critical paths
can be identified in an early design phase without layout information for computation
of spatial correlation between gates. The size of selected path set can be traded off
against the required circuit reliability.
To reduce the hardware overhead [Ingel11] selects a small number of measurement
points at circuit primary outputs for wear-out monitor insertion to sens the in-field
degradation due to electromigration. Wear-out sensitive interconnects are identified by
analyzing the nets switching activity and the fan-outs, and are targeted for degradation
monitoring. For a minimum number of monitors observing all wear-out sensitive inter-
connects the authors formulate the selection method as an Integer Linear Programming
problem. The SlackProbe in [Lai13] does not limit monitor placement to the end of
paths, but also allows intermediate placement to save hardware cost. However, it does
not take path sensitization into account when placing the monitors. Additionally, the
control signals of monitors may require global wiring or clock balancing schemes,
increasing design complexity and possibly requiring to re-route the target design.
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Workload Monitor for Stress
Estimation
The growing demand for reliability in safety-critical systems does not only place strin-
gent quality requirements on manufacturing test but also calls for in-field monitoring
schemes throughout the whole system lifetime. These monitoring techniques have to de-
tect any form of hardware degradation and prognosticate the imminent failures induced
by aging or harsh environmental effects, like elevated temperature and electromagnetic
interference.
Traditional approaches for reliability monitoring (cf. Section 4.4) measure degradation
effects such as: the threshold voltage of transistors [Carls07], signal slew rate [Ghosh09],
path delay [Agarw08,Dadgo10,Vazqu10], frequency [Kim08], working current [Hsieh07,
Wang11], etc. Therefore, they are useful only after the chip starts to deviate from its
expected behavior.
To enable prediction of reliability issues at a very early stage and proactive the adoption
of appropriate countermeasures preventively, we aim to quantify reliability risk factors
before any measurable degradation effect takes place.
Various stress factors including the chip temperature, supply voltage, application work-
load or logic states of the device are the causes of circuit degradation. As an extension
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of [Baran13], this chapter provides a stress monitoring scheme, estimating the stress
experienced by a circuit during its operation. While the physical stress (e.g. temperature
or voltage) can be measured directly with proper sensors, workload monitoring remains
an open challenge. To address this problem, we present hardware structures which
effectively monitor the workload and estimate the stress.
Fig. 5.1 shows the stress monitor composed of two main units: a workload monitor and
stress evaluator. The workload monitor observes the logic state of a circuit and provides
an instantaneous stress estimation. The stress evaluator aggregates the output of the
workload monitor, together with that of any available on-chip sensors. The evaluator
provides the cumulative stress suffered by the circuit over a recent period, e.g. by
integration or calculation of a moving average. This monitoring approach enables the
timely application of any available preventive technique, like the workload balancing or
power gating, to make the system more resilient to stress and less prone to degradation.
 Stress Monitor  
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Stress
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Stress 
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Temp.
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Voltage
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...
Circuit
▲ Figure 5.1 — The structure of a stress monitor
The contributions of the chapter include:
• a fine-grained stress monitoring approach measuring the cause of degradation
before real parameter deviation of the circuit;
• a stress approximation method by construction of the algebraic decision diagram;
• a detailed synthesis flow of general-purpose workload monitors which can be
employed for various stress mechanisms depending on the states of the circuit;
• a case study for NBTI showing that an accurate estimation of stress can be
achieved with a limited hardware cost.
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Section 5.1 provides an overview of the workload monitor. In Section 5.2, we detail the
construction and synthesis flow for workload monitors. An application of this method
to monitoring of NBTI-induced stress in Section 5.3 is followed by the experimental
results (Section 5.4).
5.1 Workload Monitor
As shown in Fig. 5.2, there are n primary inputs (PI) and m pseudo-primary inputs
(PPI) in the circuit under monitoring. The complete set of PI and PPI is collectively
referred to as observables. A workload monitor is a combinational circuit which reads
in observables and provides an instantaneous approximation of a stress metric. As
on-line monitoring of all PIs and PPIs is infeasible, we search for a small subset of
observables (p ≤ n +m) which is highly correlated with the target stress mechanism.
The stress approximated from a metric (cf. Section 5.2.1) is constructed in the workload
monitor and the state of the observables are used as the index key for searching the
corresponding stress approximation (cf. Section 5.2.3).
 Circuit 
Combinational 
Circuit
Flip-Flops
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PPI
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PPO
m
n
p Stress
Prediction
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Monitor
▲ Figure 5.2 —Monitoring of workload-induced stress
Since only PI and PPI nodes are observed and buffered, the presented monitoring
technique has only minimal impact on the mission logic. As the original design is not
modified, the method can be applied for IP cores and fixed macros. Note that we do
not consider our monitors as a replacement for on-chip sensors; they complement the
capabilities of available sensors to enable timely prediction and avoidance of reliability
problems.
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5.2 Construction of Workload Monitors
Our goal is to construct a workload monitor that approximates the stress experienced by
a digital hardware component during regular system operation. The functional behavior
of a workload monitor is described by an algebraic decision diagram (ADD) [Bahar93]
(cf. Section 3.2) called as approximation diagram. The approximation diagram generates
the stress approximation for each assignment of the selected observables (i.e. monitor
inputs) and is constructed in an iterative procedure. In each iteration, the approximation
diagram is extended with more observables for a higher approximation accuracy of the
stress. The network structure of workload monitors is synthesized from the constructed
diagram (i.e. functional behavior) when the accuracy of stress approximation meets the
predefined requirements.
5.2.1 Stress Metric and Stress Approximation
The logic state of a digital circuit is defined by the assignment to its PIs and PPIs. The
state space is defined as {0,1}n+m, where n and m are the numbers of circuit’s PIs and
PPIs, respectively.
We define a stress metric S for a digital circuit as a mapping of its logic state to a
real-valued stress measure: S ∶ {0,1}n+m → R. As shown in Fig. 5.3 (a), the binary
states of the circuit are specified by the input patterns and are mapped to the real-valued
stress number.
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▲ Figure 5.3 — (a) exact stress estimation; (b) stress approximation
The definition of the stress metric is very general and also applicable to various in-
stantaneous stress mechanisms depended on logic states of the circuit, such as logic
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vulnerability to soft errors [Mukhe09] or wear-out due to electromigration [Ingel11]
and NBTI. For instance, an NBTI stress metric can be defined as the number of PMOS
transistors suffering from NBTI-induced stress on the critical path (cf. Section 5.3).
To estimate the stress with limited cost, the workload monitor implements a stress
approximation function Sˆ ∶ {0,1}p →R which maps each assignment of p observables
to a real-valued stress approximation, where p ≤ n +m. Since the observables are
a small subset of circuit inputs (PIs and PPIs), some patterns which have identical
observable assignments are mapped to the same stress approximation (Fig. 5.3 (b)).
Each approximation is an average stress metric over 2n+m−p logic states.
5.2.2 Approximation Diagram
The approximation function Sˆ ∶ {0,1}p →R describes the behavior of a workload
monitor and is represented by an approximation diagram. The approximation diagram
is an algebraic decision diagram (cf. Section 3.2), denoted as G(V,E), where V is the
set of vertices. Let T ⊆ V be the set of terminal nodes which represent the stress
approximations. The rest nodes (i.e. internal vertices) refer to input observables.
E ⊂ V ×V is the set of edges connecting vertices and provides the stress approximation
for any assignment of monitor inputs. The vertex labeling l ∶ V → PI ∪ PPI ∪R is
defined as a function that maps each vertex v ∈ V to either an observable or a real-valued
stress approximation:
l(v) ∶= ⎧⎪⎪⎪⎨⎪⎪⎪⎩
observable ∈ PI∪ PPI for v ∈ V ∖ T,
stress ∈R for v ∈ T.
Fig. 5.4 (c) gives an example of such approximation diagram, representing the circuit
observables (i.e. monitor inputs a, b, c in Fig. 5.4 (a)) and the stress approximations (i.e.
the monitor output Sˆ(a, b, c)) as the labels of internal vertices and terminals respec-
tively. The approximation function (i.e. the mapping between Boolean assignments of
observables and the stress approximation) is shown by the table (Fig. 5.4 (b)).
Each internal vertex v ∈ V ∖ T has two outgoing edges in E, a 0-edge and a 1-edge,
which specify the successor of v according to the assignment of observable l(v): The
0-edge corresponds to the case when the assignment of observable l(v) is 0 (depicted
as dash lines in Fig. 5.4 (c)). Similarly, the 1-edge corresponds to the case when l(v) is
1 (solid lines). The successor of a vertex connected with a 0-edge (1-edge) is referred to
as 0-successor (1-successor), e.g. the node labeled b is the 0-successor of a.
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▲ Figure 5.4 — (a) an exemplar circuit and its workload monitor; (b) the stress approx-
imation function; (c) the corresponding approximation diagram
The path π from the root vertex v0 to a terminal node vn ∈ T is the sequence of vertices
vi ∈ V such that (vi, vi+1) ∈ E for i ∈ {0,1, . . . ,n − 1}:
π(v0, vn) ∶= (v0, v1, . . . , vn).
Multiple vertices inV may share the same label, but the vertices in every path π(v0, vn)
have unique labels. Each path π(v0, vn) corresponds to a single assignment of observ-
ables determined by the edges connecting consecutive vertices, while l(vn) provides
the real-valued stress approximation for this assignment. For instance, in the diagram
Fig. 5.4 (c) two vertices are labeled as c, but locate in different paths. For a given assign-
ment to the observables, the value of function Sˆ is determined by tracing a path from
the root vertex to a terminal node, following the edges that correspond to the given
assignment of observables. Each path in the diagram represents a row of the table.
By tracing the highlighted path, we can see the stress approximation for abc = 011 is
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3.0. The depth of the approximation diagram is defined as the maximum number of
non-terminal vertices on any path. Thus, the depth of the exemplar diagram is 3.
5.2.3 Diagram Construction Procedure
The problem of diagram construction is formulated as follows: Given a digital circuit,
the specification of a stress metric, and the accuracy requirements, construct an approx-
imation diagram that estimates the stress metric for an arbitrary workload (application)
with sufficient accuracy.
To synthesize the monitor with a better hardware efficiency, we search for observables
that are highly correlated with the stress metric and hence are good candidates for on-
line observation. The correlation analysis can be performed by Monte Carlo simulation
or an analytic method estimating the signal probabilities [Parke78,Wunde85]. To allow
for arbitrary workload, we do not make any assumptions about the application and
analyze the Pearson correlation coefficient (cf. Section 5.2.4) inMonte Carlo experiments
with random input patterns.
The approximation diagram is constructed with an iterative procedure. In each iteration,
the diagram is extended with an additional level of vertices (i.e. additional observables
are considered) to improve the approximation accuracy.
In the first iteration, we create an approximation diagram with a single (root) vertex
connected to two terminal nodes (Fig. 5.5 (a)). The root vertex is labeled with an
observable that exhibits the highest correlation to the stress metric. The terminal nodes
connected by the 0- and 1-edge are labeled with the average stress metric for the
case when the observable is 0 and 1, respectively. Both the correlation analysis and
the calculation of the average stress metric are performed in Monte Carlo simulation
experiments (cf. Section 5.4).
In each following iteration, the depth of the approximation diagram is increased by one
level. The diagram is extended as follow (Fig. 5.5 (b)):
• Step 1: Replace each terminal node vt ∈ T with a new vertex v′t connecting to
two new terminals (0-successors v′t0 and 1-successors v′t1).
• Step 2: Find the conditionally most correlated observable and assign it to the new
vertex v′t: For each path from the root vertex v0 to previous terminal vt , we find
an observable that exhibits the highest correlation to the stress metric when the
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▲ Figure 5.5 — The construction procedure of an approximation diagram
other observables are fixed to the assignment of π(v0, vt). Then the new vertex
v′t is labeled with the observable with highest correlation.
• Step 3: Calculate the average stress metrics and assign them to the new terminals:
For each path from the root vertex v0 to a newly created terminal v′t0 (or v′t1), the
terminal node v′t0 (or v′t1) is labeled with the average stress metric for the case
when the observables are fixed to the assignment of π(v0, v′t0) (or π(v0, v′t1)).
The procedure is repeated from step 1 until a user-specified boundary of the diagram
depth is reached, or until the accuracy of the stress approximation meets requirements
(cf. Section 5.2.5).
For instance, in order to find the 0-successor of the root node in Fig. 5.5 (b), we perform
the correlation analysis with observable a fixed to 0. As observable b exhibits the
highest correlation to the stress metric when a = 0, the 0-successor of a is labeled
with b. The terminal node connected to vertex b with the 0-edge is labeled with the
average stress metric (value 0.0), which is calculated for the case when ab are constantly
assigned 00.
5.2.4 Correlation Analysis
Given a candidate observable a and a stress metric S, the correlation coefficient between
the observable and the stress metric, denoted by C(a,S), is calculated as a Pearson
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product-moment correlation coefficient:
C(a,S) ∶= 1
N − 1 N∑i=1(ai − asa )(Si − SsS )
where:
• N is the number of simulated random patterns,
• ai and Si are the state of the observable (0 or 1) and the value of the stress metric
for the i-th simulated pattern,
• a and S are the average values of the observable (i.e. signal probability) and the
stress metric,
• sa and sS are the sample standard deviations of the observable and the stress
metric, respectively.
If the coefficient value C(a,S) approaches to 1, the observable and stress metric have a
high correlation. The observable that exhibits the highest correlation to the stress metric
is considered for on-line observation, i.e. assigned to a vertex in the approximation
diagram.
5.2.5 Evaluation of Accuracy
The approximation accuracy is evaluated for the termination criterion during the
construction of the approximation diagram, and to analyze the final quality of the
predictor.
The approximation error is defined as the difference between the exact stress metric S
and the approximation Sˆ. As the evaluation of the error for the entire state space of a
circuit is usually unfeasible, Monte Carlo simulation experiments are performed. In
each experiment, we simulate a single random pattern, evaluate the exact stress metric
S and derive its approximation Sˆ from the approximation diagram.
We consider three types of approximation errors: maximal error EMAX, mean error EMEAN,
and root mean squared error ERMS:
EMAX = MAXNi=1∣Sˆi − Si∣ (5.1)
EMEAN = 1N N∑i=1 ∣Sˆi − Si∣ (5.2)
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ERMS =
¿ÁÁÀ 1
N
N∑
i=1 (Sˆi − Si)2 (5.3)
where Si and Sˆi are the exact and approximated stress metrics for the i-th simulated
pattern, and N is the number of Monte Carlo experiments.
5.2.6 Monitor Synthesis
The final approximation diagram constitutes the behavioral model of the workload
monitor. Each path from the root vertex to one of the terminal nodes corresponds to
one assignment of observables, while the label of the terminal node provides the stress
approximation. The diagram is representable as a look-up table (Fig. 5.5) which can
be transformed into a hardware description language and synthesized with a tool for
combinational logic synthesis.
The hardware overhead of the monitor depends on the depth of the approximation
diagram, and the precision of stress approximations. To trade off monitor area for
accuracy, real-valued stress approximations are quantized. The smallest change in the
stress metric measurable by the workload monitor is referred to as quantization step
size. As shown in the experimental results (Section 5.4), the quantization step size has a
significant impact on both the accuracy of a monitor and its area overhead.
5.3 Application to NBTI Monitoring
In this section, we exemplarily apply the presented method to NBTI aging monitoring.
We construct a monitor that approximates the number of PMOS transistors which suffer
from NBTI stress on the critical and near-critical paths. The monitor can be combined
with temperature sensors and used to guide NBTI-aware adaptation, e.g. to prevent
that an application causing severe degradation is executed at high temperature.
5.3.1 NBTI Stress Modeling for the Critical Path
The NBTI effect in PMOS transistors consists in oxide degradation caused by formation
of traps. The degradation results in a gradual shift in the threshold voltage, which in turn
causes an increased propagation delay. Eventually, the NBTI stress may significantly
increase the critical path delay and lead to timing violations [Wang07a].
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The NBTI-induced degradation occurs when a negative voltage is applied between
the gate and source of a PMOS device (UGS < 0). For instance, in a CMOS inverter the
PMOS transistor suffers from NBTI stress when the input to the inverter is logic 0. In
CMOS gates with stacked PMOS transistors, the stress conditions depend on the state
of multiple gate inputs [Saluj08].
We define the NBTI stress metric as the number of PMOS transistors that suffer
from NBTI degradation on the critical path. More formally, we define a function
SNBTI ∶ {0,1}n+m →N that maps the state of device’s PIs and PPIs to a natural number
that reflects the number of PMOS transistors on a critical path suffering from NBTI
stress. The value of this function for a certain input pattern is easily found in simulation
by counting the number of PMOS transistors on the critical path with UGS < 0. Note
that our NBTI stress metric does not depend on any NBTI model and is technology
independent.
Using the approach described in Section 5.2, we approximate the NBTI stress metric
SNBTI with a function SˆNBTI ∶ {0,1}p →R that maps the assignment of p ≤ n +m
observables to an average number of PMOS transistors that suffer from NBTI stress
under this assignment.
As the NBTI stress metric is a natural number, a quantization step size of 1 is used for
approximations, i.e. the real-valued stress in the approximation diagram is rounded
to the nearest integer. The resulting monitor gives an integer approximation of the
number of PMOS transistors on the critical path suffering from NBTI degradation.
5.3.2 NBTI Stress for k-longest Paths
As the technology scales, digital circuits become more and more balanced, with many
paths that may potentially become critical. To deal with a large number of near-critical
paths, we construct a monitor for a cumulative NBTI stress metric for k-longest paths.
Our goal is to monitor the maximum number of PMOS transistors subject to NBTI
stress on the longest paths. Let SiNBTI be the NBTI stress metric of an i-th longest path.
The NBTI stress metric for k-longest paths is defined as:
SMAXNBTI = MAXki=1 (SiNBTI) (5.4)
The NBTI stress metric for k-longest paths does not identify which path has the maxi-
mum number of PMOS transistors under stress, but provides the number of stressed
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transistors. For instance if we have two near-critical paths with 7 and 10 transistors
that are currently aging, the metric value is 10.
5.4 Experimental Evaluation
5.4.1 Experimental Setup
The method is evaluated on ITC99 [itc] and NXP [nxp] benchmarks. We choose
3 exemplar circuits (p77k, p100k and p330k) to show the tendency and impacts of
different experiment settings. The results of all benchmarks are listed in tables of
Appendix B. The Nangate 45nm open cell library [nan] is used to synthesize the circuits
and monitors. The critical and near-critical paths of the circuits are extracted with a
commercial Static Timing Analysis (STA) tool [pri].
For each circuit, we build NBTI monitors for the critical path that limits the performance
of the circuit, as well as for 10 and 100 paths that may become critical due to aging.
During the construction of approximation diagrams, we simulate 20 000 randompatterns
to find the successors of each vertex (cf. Section 5.2.3).
The monitoring accuracy and its area overhead is analyzed for various depths of
the approximation diagram (cf. Section 5.2.2) and different quantization step sizes
(Section 5.2.6). The accuracy is evaluated in 20 000 Monte Carlo experiments using the
metrics defined in Section 5.2.5.
5.4.2 Single path monitoring
Fig. 5.6 presents the accuracy of NBTI monitors for a single critical path with two
different quantization step sizes. The monitors approximate the number of PMOS
transistors under NBTI stress on the critical path. The approximations are rounded to
the nearest integer (quantization step size of 1 or 2). For each benchmark, we evaluate
three monitors with the depth of 8, 10, and 12 in the approximation diagram. The
root mean squared (RMS) approximation errors (cf. Section 5.2.5) are calculated for
each monitor with various depth in the approximation diagram. Points in the figure
represent the values of the RMS errors and are connected with a line when an identical
quantization step size is applied for one benchmark.
The lines in Fig. 5.6 show that the approximation accuracy improves when a workload
monitor (NBTI stress monitor) is constructed with a larger depth of the approximation
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diagram i.e. when more inputs are under observation, as a result, the monitor area
overhead is higher (cf. Section 5.4.4). For the largest circuit (p330k) with quantization
step size of 1, the RMS error is 2.5% with 8-, 2.1% with 10-, and 1.7% with 12-depth. A
similar improvement is observed for other large benchmarks.
1,00%
1,50%
2,00%
2,50%
3,00%
3,50%
4,00%
4,50%
5,00%
8 10 12
Approximation Accuracy (Various Quantization Step Size) 
p77k_sp1 p100k_sp1 p330k_sp1
p77k_sp2 p100k_sp2 p330k_sp2
5. 0%
4.50%
4. 0%
3.50%
3. 0%
2.50%
2. 0%
1.50%
1. 0%
Depth in the Approximation Diagram
R
M
S
 A
p
p
ro
x
im
a
ti
o
n
 E
rr
o
r
▲ Figure 5.6 — Accuracy of NBTI monitors for a single critical path with quantization
step size of 1 and 2
The lines with quantization step size of 1 (benchmark_sp1) and 2 (benchmark_sp2) are
marked with circles and squares respectively (Fig. 5.6). Compared to the results with a
quantization step size of 1, the approximation error with step size of 2 increases, but it
is still within ±10% for 95% of random patterns since the RMS error is below 5% for all
benchmarks.
Table B.1 in Appendix B estimates the average NBTI stress Savg and evaluates the
maximum, mean and root mean squared (RMS) approximation errors for monitors with
various depth (e.g. 8-, 10-, 12-depth) in the approximation diagram. When a single
critical path is under NBTI stress observation, we define the average NBTI stress Savg as
the average number of PMOS transistors under the negative voltage bias on the critical
path over all applied test patterns. The presented relative errors are calculated as the
absolute errors defined in equations Equ. 5.1 to Equ. 5.3 (cf. Section 5.2.5) divided by
the average NBTI stress Savg.
The maximum error for 8-depth monitors and the step size of 1 ranges between 5.5%
and 21.6% for evaluated benchmarks, i.e. in the worst case (p295k), there exists an
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input pattern, for which the approximation of the NBTI monitor differs from the exact
stress by 21.6%. The mean error is significantly lower: In the worst case (p269k), the
approximation differs from the exact value by 3.3% on average. The RMS error is bound
to a maximum of 4.4% (p269k): Assuming that the approximation error is normally
distributed, the error is within ±8.8% for 95% of patterns.
The results prove that an accurate stress estimation is achieved for most input patterns
in all experimented designs. A higher depth of the approximation diagram and a smaller
quantization step size can improve the estimation accuracy.
5.4.3 K-longest paths monitoring
Now we discuss the accuracy for 10- and 100-longest paths monitoring. When multiple
paths are under observation, we define the average NBTI stress Savg as the average
value of SMAXNBTI in Equ. 5.4 over all given test patterns (cf. Section 5.3.2). The absolute
RMS errors are calculated with Equ. 5.3. The relative errors are the absolute error as the
percentage of the average stress Savg and depicted in Fig. 5.7. The quantization step size
of 1 is set for stress approximation. Results for each benchmark are presented as lines
in the same color. Homochromy lines (benchmark_#path) with different observing path
group are marked with circles, squares, and triangles respectively. The lines for a single
target path (benchmark_1) is also shown in the figure as a reference for comparison.
For some benchmarks, such as p330k, the more paths are monitored, the larger depth
in the approximation diagram are required to preserve the accuracy. However, the
monitors for other benchmarks (e.g. p100k) become more accurate when more paths are
under monitoring. For the latter circuits, the maximum stress metric for multiple paths
encounters less variation than the stress of a single path (i.e. the value of the stress
depends less on the input patterns). Thus, the maximum stress metric is sometimes
easier to approximate than the stress of a single critical path.
5.4.4 Hardware Overhead
Fig. 5.8 present the monitoring overhead for various quantization step size. Fig. 5.9
illustrates the cases for observing various number of paths. In both figures, the points
represent the relative overheadw.r.t. the benchmark area (i.e. the absolute hardware area
induced by the stress monitor as the percentage of the corresponding benchmark area).
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▲ Figure 5.7 — Accuracy of NBTI monitors for different number of paths with quanti-
zation step size of 1
The points with the identical quantization step size (1 or 2) but different approximation
diagram depths (8, 10 and 12) are connected in one line.
As shown in Fig. 5.8, the area overhead of a workloadmonitor increases with the number
of diagram depth and also depends on the quantization step size. For monitoring a
single critical path with the quantization step size of 1, the maximum overhead is 328,
1220 and 3560 µm2 and the relative overhead is around 1%, 4% and 12% respectively for
8-, 10-, and 12-depth monitors of p77k. For the quantization step size of 2, the overhead
is reduced by up to 66%. As the monitor area depends little on the size of the monitored
circuit, the relative cost of monitoring decreases with an increased circuit size, e.g. the
12-depth monitor induces more than 12% overhead for p77k. However, the relative cost
reduces to less than 1% for p330k.
Monitoring multiple paths induces no significant overhead increase of workload mon-
itors. For large-sized circuits (p100k, p330k), the lines for 10- and 100-longest paths
monitoring are almost overlapped the one for a single critical path observation (Fig. 5.9).
72 Chapter 5 ● Workload Monitor for Stress Estimation
0,00%
2,00%
4,00%
6,00%
8,00%
10,00%
12,00%
8 10 12
Hardware Overhead (Various Quantization Step Size) 
p77k_sp1 p100k_sp1 p330k_sp1
p77k_sp2 p100k_sp2 p330k_sp2
M
o
n
it
o
r 
R
e
la
ti
v
e
 O
v
e
rh
e
a
d
Depth in the Approximation Diagram
.
.
.
.
.
.
.
▲ Figure 5.8 — Hardware overhead of NBTI monitors for a single critical path with
various quantization step size
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▲ Figure 5.9 — Hardware overhead of NBTI monitors for different number of paths
with quantization step size of 1
5.5 ● Summary 73
5.5 Summary
Online stress estimation has become mandatory for applications with reliability require-
ments. A novel method is introduced to monitor workload-induced stress to predict the
degradation before any measurable parameter deviation and proactively perform the
countermeasures for wear-out elevation. The degradation rate, i.e. stress, of a circuit
depends on the workload of the currently operating application, which is estimated
by observing its logic state. The method is suitable for the monitoring of various
degradation mechanisms depending on the logic states of the circuit. As a case study,
the technique is applied to measure the number of transistors suffering from NBTI
degradation on the critical or near critical paths. Typically, the developed monitors
require an area overhead of under 1% and offer an average estimation error below
3.3%. The number of biased PMOS transistors represents the stress deviation between
different applications. This quantified stress variation helps to enable NBTI-aware
scheduling, load balancing, or guide the insertion of healing patterns or instructions.
To estimate the aging-induced degradation within a configurable interval, e.g. a fraction
of a second, we can use the workload monitor to assess the stress of each representative
critical gate and evaluate the observed stress with a software [Baran15]. The repre-
sentative critical gates are a small set of selected gates in the monitored circuit, the
workload of which is highly correlated with the degradation of the entire circuit. The
outputs of the workload monitor are summed up over a short period. Together with
the observed temperature profile, the aggregated stress is periodically fed to an aging
prediction model in software, ideally running during the idle time of any available
processing unit.
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Efficient Monitor Placement for
Early Aging Prediction
Circuit aging causes a performance degradation and eventually a functional failure. It
depends on the workload and the environmental condition of the system, which are hard
to predict in early design phases resulting in pessimistic design (cf. Section 2.2). Existing
in-situ delay monitoring schemes (e.g. the delay detecting flip-flop cf. Section 4.4.2)
measure the remaining slack of paths in the circuit, but have a high hardware penalty.
A conventional solution is to place the monitors at the terminals of long or critical
paths for reduction of hardware overhead. However, in recent low-power designs,
the path lengths are equalized, and many paths have lengths close to the critical path.
Additionally, delay uncertainties caused by process variations, transistor workload
or working conditions are hard to predict and compensate in the design phase. The
critical path of the design may vary from chip to chip and over time. Thus, not only
the nominal critical path but also the near critical ones have to be sensed which leads
to a significant monitoring penalty. More importantly, locating the monitors only at
long path-ends may cause unpredicted timing failures for two reasons:
1. The increased delay of short paths can never be measured due to their large
slacks, i.e. the aging degradation in a significant fraction of circuit paths are
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unobservable. After a period of gradual deterioration, a sudden failure may occur
because of a TDDB on unmonitored short paths.
2. The endpoint placement of monitors implies that the path delay is only measured
when the entire path is sensitized, which highly depends on the circuit structure,
path length and input stimuli. Some applications hardly sensitize the whole circuit
network [Baran15], and it is possible that individual paths are only sensitized
rarely during operation, causing great testing latencies and in the worst case
unmonitored timing violations.
Fig. 6.1 illustrates one of such cases. A path through gates A, B and C, ABC for short,
is a monitored long path. If ABC is seldom sensitized, the aged circuit may work fine
without any alert or timing violation until a sudden breakdown happens on path ABD.
In another case without TDDBs, after a long time, the path delay of ABC deteriorates
and exceeds the timing constraints of the circuit. However, this increased delay is
unobservable because ABC is not sensitized. When ABC is once again activated, a
transition along the degraded ABC violates not only the predefined timing margin but
the clock as well. A timing violation occurs without indication.
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▲ Figure 6.1 — Limitation of the conventional monitor placement
To avoid such unmonitored timing violations and measure aging degradation at a higher
frequency, we propose a placement method for in-situ monitors. It analyzes the topo-
logical circuit structure, the path segment slack, and sensitization probability. Monitors
are then inserted at meticulously selected positions in the circuit, named observation
points (OPs), and measure the delay of path prefix-segments more frequently. Only
very few monitors are required to achieve a high coverage of target paths.
The contributions of this work consist of:
6.1 ● Delay Monitor Placement Approach 77
• an efficient monitor placement approach employing in-situ aging monitors for
more frequent measurement of prefix-segments of long paths;
• an OP selection algorithm to identify the positions for sensor insertion in the
intermediate circuit nets;
• the effectiveness validation flow of this approach to show that a monitor always
activates earlier than any imminent timing failure.
The remainder of the chapter is an extension of [Liu15] and organized as follows:
Section 6.1 gives an overview of the monitor placement scheme. The OP placement
method is presented in Section 6.2. The validation setup and experimental results are
discussed in Sections 6.3 and 6.4.
6.1 Delay Monitor Placement Approach
The goal of our placement approach is to achieve an early prediction of aging degrada-
tion by more frequent path delay measurement and concurrently reduces the hardware
cost for aging monitoring. The proposed method selects observation points at inter-
mediate nodes in the combinational circuit (e.g. blue points for monitor insertion in
Fig. 6.2).
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▲ Figure 6.2 — Delay detecting monitor relocation
Path segments are impacted by aging. Thus the length of path segments can be screened
as a degradation indicator. Shorter paths or prefix-segments of paths are sensitized
more often during operation, resulting in a higher measurement frequency of the path
delay. Since path segments are typically shared by multiple paths, the selection of a
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subset of segments for monitoring allows assessing partial degradation of all or at least
a high fraction of longer paths.
Positions closer to inputs are reached along shorter prefix-segments of paths, enlarging
the sensitization probability and delay measurement frequency. However, the prefix-
segments should also include a proper number of gates to represent the degradation
pattern of the entire circuit. By monitoring the prefixes with lengths close to half the
clock period, both requirements: the frequent measurement and the representative
timing behavior can be satisfied and balanced.
Then we need to justify the detection window of monitors to sense the transitions
propagating along such prefix-segments of paths. According to the working principle
(cf. Section 4.4.2), monitors generate the detection window before the rising edge of
their reference clock. Therefore, the circuit clock delayed by a half clock period can
be applied as the monitor reference clock. If the clock signal has a duty cycle of 50%
(i.e. the clock falling edge comes always a half period after the rising edge, as shown
in Fig. 6.3 (a)), then we can use the inverted clock as a reference clock for monitors to
generate the guard band at OPs. Utilizing the inverted clock as a common reference
can avoid multiple additional clocks and simplify the clock generation.
Both monitor structures (cf. Section 4.4.2) can be applied and embedded in OPs. If a
transition of a delayed signal (D’ or Sig’) occurs during the detection window, an aging
alert is generated. At OPs, the start of the monitor detection window moves to half the
clock period minus the guard band Tg (i.e. TOPsample in Fig. 6.3 (b)). The monitored path
length is halved. If only the systematic variation is under consideration, the design
margin can shrink proportionally to half of its original value.
To avoid complicated global wiring and clock balancing issues in [Lai13], the guard
band and TOPsample are unified for all selected observation points.
6.2 Selection of Observation Points
6.2.1 Terminology
Let the topological depth of a gate g be the length of the longest path segment from
an input to g. The set of target paths comprises the critical and near-critical long
paths in the circuit, obtained e.g. by static timing analysis (STA). The target outputs
are the primary and pseudo-primary outputs at the end of target paths. An OP covers
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▲ Figure 6.3 — Signal waveform for a delay detecting flip-flop: (a) at path endpoint
(b) at observation point (OP)
a path if the delay of the path initial segment, which can be directly measured by
a monitor inserted at OP, exceeds a predefined threshold (Section 6.2.3). The target
path coverage is the percentage of target paths covered by OPs. The OP candidates
are possible monitor insertion locations, limited by timing constrains to reduce the
search space of OP selection (Section 6.2.4). The OP slack or OP candidate slack is the
time difference between the start of the monitor detection window (TOPsample) and the
topological depth of the OP or OP candidate. In the nominal case, the OP slack is always
larger than or equal to half the design margin (Fig. 6.6 (b)). The OP upper bound (OPUB)
bounds the topological depth of the OP candidates. As mentioned in Section 6.1, half
the clock period is chosen as sampling reference and every transition occuring after the
sampling time (TOPsample) triggers a detecting alert. To prevent monitor false activation,
OPUB is set as half the clock period minus guard band and half the design margin. A
path prefix is the prefix of a path starting from its primary or pseudo-primary input to
the gate with maximum topological depth less than OPUB.
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6.2.2 Problem Statement
Observation point selection aims to use the observability provided by a limited number
of OPs to estimate the degradation of target long paths in the circuits frequently. This
general goal can be translated into three fundamental requirements of the selection
method:
1. The delay of a path prefix (from a circuit primary or pseudo-primary input to an
OP) should represent the aging process in its corresponding target path.
2. The number of OPs for degradation measurement should be minimized for low
hardware cost.
3. The selected OPs should have the high sensitization probability during operation
to ensure a frequent measurement of covered target paths.
As shown in Fig. 6.4, we provide the target paths, circuit netlist, and the path sen-
sitization information as the selection inputs. The target paths can be collected by
performing the timing analysis of the circuit. The path sensitization information is
computed by a data preprocessing procedure based on the signal probability analysis
of a particular application or the logic simulation w.r.t. an input pattern set. Then with
the given inputs, the selection method generates an OP list.
OP Selection Method
 Degradation estimation of 
target paths 
 Minimum number of OPs
 Frequent delay measurement
INPUTS
Target paths
Circuit netlist
Path sensitization 
Information
OUTPUTS
OP list
Data Preprocessing
 Signal probability analysis
 Logic simulaion
▲ Figure 6.4 — The inputs, outputs and requirements of the OP selection
During the selection, initially, we need to identify the monitor insertion positions (i.e.
OP candidates) satisfying the first requirement. Compared to all intermediate nets in the
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combinational circuit, the OP candidates identification significantly narrows down the
search space, thus reduces the computational effort for OP selection (cf. Section 6.2.4).
Since minimizing the number of OPs (i.e. the second requirement) is not the only goal
in this optimization, we also need to take the sensitization possibility of the observing
path prefixes (i.e. the third condition) into account. Therefore, the OP selection task
can not be directly modeled as a set-covering problem. We introduce a heuristic OP
selection algorithm (cf. Section 6.2.5) to find a small set of OPs among the candidates.
6.2.3 Target Path Coverage of Observation Points
The principle of our monitoring approach is to assess the degradation by measuring
the delay of target path prefixes. Many target paths have branches close to OPUB. The
branched prefixes, e.g. segments ABF and ABC in Fig. 6.5, share most of the path
elements. The large common path prefix AB implies a high correlation between the
lengths of the branches ABF and ABC, allowing to estimate the length of all branches
by observing one of them. If the length of the common prefix (as percentage of target
prefix length) exceeds a given threshold (e.g. lengthAB/lengthABF > 70%), we say the
target path ABG is partially covered by the OP (blue point at gate C), although the
corresponding output O1 is unreachable from the OP at C.
Observation 
Point (OP)
OP Upper Bound 
(OPUB)
Common Prefix Delay
Target Prefix Length
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▲ Figure 6.5 — OP covering a target path prefix
6.2.4 Observation Point Candidate Range
In principle, all gates with a depth less than OPUB are potential OP candidates. To
reduce the search space for OP selection, a candidate range is introduced that limits
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the considered candidates. It is computed by balancing the monitoring quality and
overhead. The quality depends on the target path coverage and the OP candidate slacks.
If a candidate’s depth is close to OPUB (e.g. OP1 in Fig. 6.6 (a)), the slack of the
candidate will be close to the design margin (light gray area shown in Fig. 6.6 (b)).
During operation, OP1 slack gradually reduces due to degradation and may eventually
cause a timing alert by the monitor. However, it may be that the candidates close to
OPUB cannot cover all target paths. For high target path coverage, the gates with larger
slacks are also considered as candidates (e.g. OP2). To maintain a similar margin for
degradation, the time difference between the OP slack and half the designmargin, named
delay matching region, is compensated by inserting delay elements (e.g. inverters).
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▲ Figure 6.6 —OP candidate range identification: (a) topological position in the circuit
netlist; (b) signal waveform
The required number of inverters can be calculated based on the OP slack in either
nominal or degraded case. Since the degradation of prefixes and paths depends on the
workload and operation condition, the prefix segments can degrade at varying speed
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with the corresponding paths. Usually the general application scenarios and average
operation condition are already known at design time. They can be utilized for aging
analysis to adjust the OP delay matching and further improve the monitoring accuracy.
The dark gray area in Fig. 6.6 (b) illustrates the topological range of OP candidates
(TopoDelaycand):
OPUB −MDmax < TopoDelaycand <OPUB (6.1)
MDmax is the maximal matching delay of the inverter chain. The OP candidate range
should satisfy the following criteria:
• The OP candidates should provide a high target path coverage to avoid insertion
of extra delay monitors at the end of uncovered target paths.
• The hardware overhead caused by delay matching should be minimal.
• The path prefixes covered by OP candidates should contain enough degradation
information for aging monitoring, i.e. the prefix length should be long enough to
ensure high timing correlation to the entire target path.
Due to the third criterion, a full target path coverage cannot always be achieved by
simply increasing the matching delay (length of the inverter chain). For instance, as
shown in Fig. 6.6 (a), for the path at the bottom of the figure, N3 is the gate closest
to OPUB. However, if the path prefix length (propagation delay from input to N3) is
not large enough, the delay increase from the inverter chain may dominate the overall
degradation of the path prefix, which is not representing the aging in target paths or
the entire circuit. In this case, to keep the monitoring quality, sensing the entire path
length would be a better solution than measuring only the prefix segment. As shown
later in the experiment results, such uncovered paths are very rare.
6.2.5 OP Selection Algorithm
The OP selection problem can be formulated as follow: for a computed set of OP
candidates C ∶= {c1, c2, c3, . . . , cM} (Section 6.2.4), identify a minimal subset V ⊆ C
(i.e. OPs) such that the delay degradation of the target paths P ∶= {p1, p2, p3, . . . , pN}
can be observed by monitors placed at V with a high measurement frequency. The
measurement frequency is quantified by the OP sensitization ratio, generated by logic
simulation of functional or random patterns. The sensitization ratio sr(ci) at particular
84 Chapter 6 ● Efficient Monitor Placement for Early Aging Prediction
OP candidate ci is calculated as the number of cycles in which the signal at ci toggles
divided by the total number of simulation cycles. For each candidate, a merit factor µ
is computed as the product of the number of covered paths and the sensitization ratio.
The heuristic algorithm selects OPs from candidates in order of decreasing merit µ.
To reduce the coverage overlap, the paths covered by fewer candidates are considered
with higher priority.
Before OP selection, the netlist and set of target paths P are used to identify the OP
candidates C. The target path coverage is calculated w.r.t. the entire candidate group.
As discussed in Section 6.2.4, uncovered paths (U ⊆ P) are removed from the target
group (P ∶= P ∖U), and delay monitors will be integrated into flip-flops at the end of
uncovered paths.
Then, OP selection iterates as follows:
• Step 1: Analyze the path and OP candidate relation
– For every target path pi, the OP candidates covering the path are identified,
denoted as SCi ⊆ C. Let ∣ SCi ∣ be the size of SCi.
– For every candidate ci, the set of covered paths is defined as SPi ⊆ P. ∣ SPi ∣
is the size of SPi.
• Step 2: To reduce the path coverage overlap and obtain an optimal OP set, the hard-
to-cover paths (i.e. paths covered by a minimal number of OP candidates) are con-
sidered before the rests in OP selection: select ps, when ∣ SCs ∣= MINNi=1 {∣ SCi ∣}.
SCs is the candidate set covering path ps. This set is irreplaceable by other
candidates for a high target path coverage.
• Step 3: Select the candidate cs in SCs with maximal merit factor µs = MAX∣SCs∣i=1 {∣
SPi ∣ ⋅sr(ci)} as OP. This OP cs covers not only the hard to cover path ps, but
has also a large potential to cover other target paths with high measurement
frequency.
• Step 4: Remove the selected OP and covered target paths: C ∶= C∖ cs, P ∶= P∖SPs.
If P ≠ ∅, repeat from step 1.
6.3 Observation Point Effectiveness Validation
The effectiveness of the selected OPs are evaluated from two aspects:
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• (1) Failure predictability: a timing alert is generated at OPs before any actual
timing failure.
• (2) Prediction validity: every monitor alert refers to an imminent failure, i.e. no
false positive alerts are generated.
In the validation (Fig. 6.7), the transistor stress is estimated by logic simulation of
functional or random input stimuli. The nominal standard delay file (SDF) and the
transistor stress are input to an aging model to create the SDF for degraded gates. Using
the degraded delay information, timing simulation is done for an input pattern set. The
time of the last transition at OPs and target outputs are recorded for each cycle and
stored in the Time Stamp file. In sensor altering analysis, the time stamp values at OPs
and target outputs are compared with the corresponding signal sampling time. If a
transition at an OP arrives after TOPsample (half clock period minus guard band Tg), an
aging alert is issued. A transition at a target output exceeding the clock period indicates
a timing failure.
Different degraded timing profiles are generated per circuit for different system opera-
tion times. For each degraded SDF, timing simulation is repeated and the transitions
at OPs and outputs are analyzed. The times of the first alert activation and the first
timing failure at outputs are recorded. If the first alert occurs earlier than any failure,
the property of failure predictability holds.
To show the prediction validity, the remaining timing margin of the nominal critical
path is analyzed when the first aging alert occurs at an OP.
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▲ Figure 6.7 — The work-flow of OP effectiveness validation
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6.4 Results of Experiments
We evaluate the approach on ISCAS’89 [Brgle89] and NXP [nxp] benchmarks. The OP
selection algorithm and the light gray blocks of the validation scenario (Fig. 6.7) are
implemented in our in-house EDA environment. The Static Timing Analysis (STA) [pri],
timing simulation [mod] and circuit netlist synthesis [des] (dark gray blocks in the
figure) are realized by the commercial tools. The Nangate 45 nm open cell library [nan]
is used for synthesis and timing analysis. The design margin is set to 10% of the critical
path length (cpl), i.e. the clock period is clkp = 1.10 ⋅ cpl.
6.4.1 Observation Point Selection Results
The results of the OP selection for all benchmarks are listed in Appendix C Table C.1.
The target path group are selected by STA as the 100-longest paths per output with a
length from 70% of the critical path delay to a specific upper bound. The upper bound is
defined as the length of the longest sensitizable path through such output. The number
of target paths ranges from several hundreds up to more than thirteen thousands (p78k)
and depends on the topological structure of circuits. The (primary and pseudo-primary)
target outputs are locations at target path ends for the conventional monitor placement.
To identify the OP selection candidates, the maximal matching delay MDmax in Equ. 6.1
is set to the delay of six inverters. The prefix covering threshold (Section 6.2.3) is set
to 70%, i.e. for every target path if more than 70% of its prefix delay can be directly
measured by an OP candidate, we say the candidate covers the corresponding target
path. Candidates covering no target paths are removed from the group. p78k has 2227
candidates due to its large number of target paths. Except for this outlier, the remaining
benchmarks have below 500 candidates. We check the target path coverage of the
candidates before the OP selection. A high target path coverage is achieved by the
candidate range defined in Equ. 6.1 and this coverage is maintained during OP selection.
Additional monitors need to be inserted at the ends of uncovered target paths. We call
these monitors endpoint insertions. Thus, the number of monitors required by our new
placement method is the sum of the number of OPs and endpoint insertions.
Compared to conventional endpoint placement, our method reduces the number of
monitors significantly (Fig. 6.8). We define the monitor number reduction as num-
ber of monitors saved by our method divided by the number of monitors required
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conventionally, expressed as:
reduction ∶= #monipath−end − #moninew
#monipath−end = #tar_outputs − #OPs − #endpoints#tar_outputs
where #tar_outputs is the number of target outputs, #OPs refers to the number of ob-
servation points and #endpoints is the number of endpoint insertions due to uncovered
target paths (in Table C.1).
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▲ Figure 6.8 — The monitor number reduction of our new method compared to
conventional endpoint placement
The monitor number reduction ratio (Fig. 6.8) depends on the circuit structure, i.e. the
long path distribution, therefore varies between different designs. The reduction of
inserted monitors ranges from 6% (s13207) up to 98% (p141k). For larger circuits, the
reduction improves. On average, the reduction is 58% for the ISCAS’89 circuits and 89%
for the NXP circuits.
To avoid the self-degradation, aging monitors are activated periodically. We assume
the power consumption of monitors has little impact to the entire sensing design and
consequently, reduces proportionally to the reduction of monitors.
The experiment is processed on a Xeon server with 2.67GHz CPUs and 80 GB memory.
The run-time of the OP selection algorithm is ca. 6 minutes for p141k.
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6.4.2 Results of OP Effectiveness Validation
The goal of the validation experiment of Section 6.3 is to investigate whether an accurate
failure prediction can be achieved by more frequent path prefix measurements in the
proposed method. Random inputs (or functional patterns) are used to compute the
sensitization ratio in the OP selection (cf. Section 6.2.5).
Since the number of random patterns needed to sensitize a path grows exponentially
with the path length, for deep circuits long target paths will be sensitized only with
a very low probability. In the validation experiments, the limited number of random
patterns is insufficient to sensitize a significant fraction of paths through the OPs and
target paths. For that reason, path delay fault ATPG patterns for the target paths are
generated and applied in the OP validation flow. Due to the ATPG abort limit, some
sensitizable target paths may not be activated during validation.
Additionally, 10240 random patterns are simulated to calculate the workload-induced
stress of each transistor. The workload is assumed to be constant for the circuit lifetime.
NBTI is considered as the dominant mechanism of aging degradation. Similar to
[Baba09], the NBTI model published in [Bhard06] is used here for aging simulation.
According to the aging model, the gate delay increase (∆t) is computed as: ∆t =
A ⋅ (α ⋅ t)n ⋅ t0. The stress probability α is the probability that a PMOS transistor is under
stress in one cycle. t refers to the circuit total operation time. n = 1/6 is a characteristic
constant of the NBTI effect. t0 denotes the nominal pin to pin delay of the gate. A is a
constant parameter and is adjusted so that the delay degradation is 10% over 5 years
under 50% stress probability. Different operation times from 0 to 10 years with the
resolution of a quarter year (0.25, 0.5 ... 9.75, 10 years) are applied to the aging model to
generate the degraded gate delay over the operation time. Later, the above mentioned
path delay fault patterns are used in the timing simulation. The timing simulation is
repeated with the degraded delays of the different operation times until 10 years.
Since the inverter chain for OP delay matching can be implemented based on nominal
or degraded timing (Section 6.2.4), the two cases are investigated separately. The results
of the two delay matching cases are listed in Appendix C Tables C.2 and C.3 respectively.
For circuit s13207, no aging alert or timing failure was observered at all. The aging
degradation of the entire circuit s13207 can still be compensated by the design margin.
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Delay Matching based on Nominal Timing Profile
Points in Fig. 6.9 provide the operation time (in years) until the occurrence of an event.
The event can refer to the first observed aging alert activation (OP_alert: blue dots), the
first observed timing failure ( f ailure: red dots). We collect the occurrence time of both
events: OP_alert and f ailure by timing simulations. Then by performing static timing
analysis, we record the first time when the critical path violates the operation clock
(cpl_violation: green points). When the first timing failure is caused by the critical
path (i.e. red and green dots overlap), we depict such situation with a red circled green
dot in the figure. If any of the events (the alert, failure or violation) is not observed
by the applied input stimuli during 10 years of operation, the corresponding point is
missing in the figure (e.g. s38417, p100k and p141k).
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▲ Figure 6.9 — Failure predictability validation of observation points (with nominal
timing profile)
The blue and red points in Fig. 6.9 present the predictability of OPs (cf. 6.3). When the
blue point of a benchmark is below its red one, we link the two points with a black line,
which indicates that the first aging alert occurs earlier than any timing failures. The
predictability of OPs is proven for most of the circuits. However, for circuits s15850
and p35k, the monitored prefixes degrade slower than the entire paths (marked as red
lines). This can be avoided when the workload and operating condition of the circuit
are applied for delay matching (cf. Section 6.4.2). For some circuits (e.g. s38417, s38584),
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a timing failure occurs before the degraded critical path violates the clock period. This
is because the critical path changes during degradation.
Fig. 6.10 displays the remaining time margin of the nominal critical path when the first
monitor alert activates. The relative value is the absolute time margin as the percentage
of the nominal critical path length. Compared to the 10% original slack of the critical
path, the remaining margin is less than 1% in average, illustrating the degradation
process in the circuits. Therefore, the the prediction validity is proven.
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▲ Figure 6.10 — Prediction validity of observation points (with nominal timing profile)
A timing violation of the nominal critical path indicates a potential aging failure, but
it may not be activated by the input stimuli. For p141k, for instance, the critical
path violates the timing after 7.5 years. This degradation could be undetectable if the
monitors are placed at path endpoints and the entire path is not sensitized by the input
stimuli. As shown, no timing failure has been observed during 10 years of operation
(no red dot in Fig. 6.9 for p141k). By measuring the path prefix, this potential failure
is indicated in the 8.25th year. Still, the OP activation occurs later than the potential
failure (the blue point is connected with the green dot with an orange line). As the
result, a negative margin is shown in Fig. 6.10. This situation can be avoid when the
degraded timing profile is applied for delay matching.
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Delay Matching based on Degraded Timing Profile
By using the degraded timing profile for delay matching, the unpredictable or potential
failures (red or orange lines in Fig. 6.9) can be warned in time. The blue, green and
red points in Fig. 6.11 are identical as in Fig. 6.9. We denote the time of the first alert
obtained under the degraded timing profile as New_alert (blue circles in Fig. 6.11).
Compared to the nominal profile case, monitors in s15850, p35k and p141k trigger an
alert earlier, i.e. blue circles of those circuits are under the blue dots. With the degraded
timing profile, aging alerts (blue circles) are always generated before any actual or
potential failure (red and green dots). Therefore the red and orange lines in Fig. 6.9 are
replaced with blue lines. The predictability holds for all benchmarks. The remaining
time margins of such circuits become larger (Fig. 6.12).
Furthermore, for rest of the circuits (e.g. s38584, p81k, p89k and p100k) the time of
the first alert (blue circle) is less pessimistic, i.e. the time of alerts get closer to the
occurrence time of imminent failures. Therefore, we observe a reduction of remaining
timing margin for those circuits in Fig. 6.12.
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▲ Figure 6.11 — Failure predictability validation of observation points (with degraded
timing profile)
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▲ Figure 6.12 — Prediction validity of observation points (with degraded timing
profile)
6.5 Summary
This chapter presents a novel delay monitor placement method, reducing both the
measurement latency and monitor overhead. The method utilizes the inverted clock as
the unified reference timing for detection window generation of all monitors, therefore
avoiding global wiring and clock balancing problems induced by monitor insertion
at arbitrary nets. The proposed algorithm takes target path branches in the circuit
structure and gate sensitization probability during operation into account. The results
show that our approach reduces the number of required monitors by up to 98%. Due to
the high measurement frequency at OPs, unmonitored timing violations can be avoided.
In the experimental validation, the comparison of alerts and failure occurrences shows
that this cost-efficient placement effectively indicates imminent timing failures.
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Aging Monitor Reuse for Small
Delay Fault Testing
Small delay faults (cf. Section 2.1.2) receive more and more attention, since they indicate
the marginality of the circuits which may experience the timing failures at operational
speed or face reliability issues after the shipment. If the magnitude of a fault is so
small that the fault effect can be masked by all slacks of paths through the fault site,
we call it a hidden delay fault (cf. Section 2.1.2). Although such hidden delay faults do
not violate operation timing at the moment of production, the faults might magnify
during subsequent aging in the field after a short operation time and lead to an early
life failure.
Industry usually use the standard scan-based structures (cf. Section 2.3.1) and perform at-
speed and faster-than-at-speed tests (FAST) to target small delay faults. However, when
we run tests at faster-than-at-speed frequencies, signals propagating along the long
paths may not reach their stable states at the sampling time and X-values occur in the
test responses (cf. Section 4.2). To evaluate the test responses with the ATE or FAST-BIST
framework, a complex X-handling structure for test results compaction or evaluation
(e.g. an X-tolerant MISR [Singh10, Helle14]) and a on-chip storage of intermediate
signatures for offline analysis are required. The challenges in test evaluation make the
FAST a rather expansive task.
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To ensure a high reliability of the microelectronic hardware, aging monitors are inten-
sively studied (cf. Chapter 4 and 5) and widely integrated on-chip. Since both aging and
delay faults change the circuit path delay, as an extension of [Liu17] this work screens
both issues by detecting the deviated delay with a uniform structure. Without losing
the generality, delay detecting flip-flops (cf. 4.4.2) are taken as an example. Unlike the
traditional delay tests, instead of sampling and evaluating the logic value of outputs at a
particular time, the signal stability of such outputs are measured during the predefined
detection period by aging monitors. If a faulty transition propagated from a sensitized
path occurs during the detection window of a monitor, a delay fault is detected.
In this case, monitors can directly evaluate the test results without any X-tolerant
structure. The monitor alerts indicate whether the circuits pass or fail each test case,
therefore, the test results require no response compaction and the data transformation
(i.e. sending the test results to the FAST-BIST, ATE or other test controllers) is signif-
icantly simplified. Additionally, since the detection window is designed as a period
before the clock sampling time, with monitor reuse some hidden delay faults violating
the detection window are detectable at nominal speed, while they were before only
detected by FAST. However, many hidden faults still remain unobservable.
For a high coverage of hidden delay faults, FAST is performed with the monitor reuse
approach at a number of predefined frequencies. The main challenge of the aging
monitor reuse for FAST is the possible occurrences of false alerts at higher frequencies.
While a particular test vector pair makes a delay fault observable at one monitor, it
may also trigger transitions violating the detection window of another monitor in the
fault-free case. Thus, the transitions which activate the false positive alerts of monitors
require masking.
Fig. 7.1 shows how delay monitors detect hidden delay faults and how monitor false
alerts occur at faster-than-at-speed frequencies through an example. ( fA, δA), ( fB, δB)
and ( fC, δC) are our target small delay faults, located in gate A, B and C respectively. δA,
δB and δC are the fault magnitude of fA, fB and fC. We use the pattern pair p1 for testing
and assume a single fault may exist in the circuit of Fig. 7.1 (a). Fig. 7.1 (b)-(d) present
the corresponding waveforms at all outputs. The shadow regions on waveforms depict
the detection windows of monitors and the dash lines refer to the signal waveforms in
the fault free case. If ( fA, δA) or ( fB, δB) exists in the circuit (Fig. 7.1 (b) and (c)), the
faulty transition at output o1 can be observed by the detection window of monitor m1.
Such hidden delay faults are detected at the nominal frequency, while conventionally
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their detection requires FAST. As shown in Fig. 7.1 (d), due to the small fault size
and short length of the propagation path the fault effect of fC is invisible at nominal
speed. To detect fC, we reuse monitors at a higher test frequency. Since the size of the
detection window is designed to be a constant (cf. Section 4.4.2) and the clock has a
lower period tFAST , the detection window moves to the left of the time axis. In this case,
the faulty transition of fC is detected by m3. However, at the same time, the fault-free
transition (in the following called good transition) at o1 violates the detection window
of m1 (highlighted in red) and triggers a false alert.
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▲ Figure 7.1 — The transition at t1 in the fault-free circuit causes a false alert
To overcome the false alerts of monitors, the proposed approach either removes the
pattern pair that launches the culprit transition from the original test set or disables
the corresponding monitor as explained in Section 7.1.1. The task is modeled as a
multidimensional optimizing problem: minimizing the masking overhead and the
number of test vectors whilemaximizing delay fault coveragew.r.t. a group of predefined
FAST frequencies.
The contributions of this work are:
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• a novel approach is proposed for hidden delay faults detection by reuse of aging
monitors for at-speed and faster than at-speed delay test;
• to prevent false alerts of monitors during FAST, a monitor and test pattern
selection scheme is introduced which tailors the test pattern set and selectively
enables the monitors for each test frequency;
• to maximize the fault coverage, the monitor and pattern selection is modeled as
a Pseudo-Boolean optimization problem and solved by a SAT-solver.
In Section 7.1, the monitor and pattern selection is formulated as a Pseudo-Boolean
optimization problem for fault coverage maximization. Then in Section 7.2, the experi-
mental setup and results are discussed.
7.1 Monitor and Pattern Selection for FAST
We aim to detect as many hidden delay faults as possible by reuse of aging monitors
at the nominal and predefined FAST frequencies. The test procedure starts from the
nominal speed and the frequency increases step by step. Usually, the detection window
size of monitors is smaller than the slack of paths. Thus good transitions trigger no
false alert at nominal speed. To prevent false positive detections at monitors during
FAST, the related pattern pairs are removed from the test set or the corresponding
monitors are deactivated. We call the selected patterns and the assignments of monitor
enable signals a test configuration.
All test configurations for different test frequencies are generated by the workflow
shown in Fig. 7.2 and stored in the Test Conf. File. For each test frequency, the
timing information of good and faulty transitions are read in and analyzed according
to the detection window of each monitor at such frequency. The timing information
in the Good and Faulty Trans. Files is collected by timing-accurate good machine
and fault simulation. Based on the transition analysis, Pseudo-Boolean optimizations
are performed for pattern and monitor selection. Each Pseudo-Boolean optimization
generates one test configuration with maximal coverage of hidden delay faults at a
particular test frequency. The Test Conf. File is extended and the fault dropping is
performed after each optimization step. The subsequent test configuration is generated
targeting the remaining undetected faults. A certain number of test configurations
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are generated at each frequency. The flow iterates until test configurations have been
generated for all predefined test frequencies.
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▲ Figure 7.2 — Test configuration generation flow
7.1.1 Modeling for Pseudo-Boolean Optimization
To generate the test configurations, we model the pattern and monitor selection into a
Pseudo-Boolean optimization problem. We define the objective function for maximiza-
tion as the number of detected target faults and translate the conditions preventing
monitor false positive detections to Boolean constraints. A monitor detects a fault
or generates a false alert when a transition lies in its detection window. Therefore,
the focal points of this section are modeling transitions and building up the relation
between the transitions and the corresponding patterns and monitors.
We assume a set of delay monitors M = {m1,m2, . . . ,mS} has been implemented at the
end of critical or long paths in the circuit under test. We target the hidden delay faults
in set F = { f1, f2, . . . , fK} for testing and keep the single fault assumption. We use a
test set P = {p1, p2, . . . , pQ} with Q pattern pairs to detect target faults at preselected
FAST frequencies.
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We model a pattern pair pi in the test set P with a Boolean variable pbi. i is the index of
pattern pairs, i ∈ {1,2, . . . ,Q}. If pbi = 1, the pattern pair pi is applied at the currently
considered FAST frequency. If pbi = 0, the pair pi is removed from the test set for that
FAST frequency. Similarly, we represent a monitor mj in M with a Boolean variable
mbj. j is the index of monitors, j ∈ {1,2, . . . ,S}. Variable mbj = 1 if monitor mj is
enabled at the currently considered frequency. In timing simulation, if pattern pair pi
causes the input of monitor mj to toggle during the detection window, we model this
transition with a Boolean variable trl and the equivalence: trl ⇔ pbi ∧mbj. l encodes
the indices (i, j). If trl = 1, a monitor alert is generated at mj when pi is applied.
• If the transition is from the good machine simulation, we denote it as trgl . tr
g
l = 1
indicates that a good transition triggers a false positive detection at the monitor.
To prevent this, we provide the Boolean constraint ⋁Ll=1trgl = 0, l ∈ {1, . . . ,Ng},
Ng is the number of transitions that trigger monitor false alerts, obtained from
good machine simulation. Because such good transition can be represented by
the monitor and pattern combination above, we replace trgl with pbi ∧mbj in the
Boolean constraint and get ⋁Ngl=1(pbi ∧mbj) = 0.
We negate the equation at both sides, and finally get the term that needs to
evaluate to true:
ϕa ∶⋀Ngl=1(pbi ∨mbj) (i, j)↦ l (7.1)
• If the transition is the effect of a fault fk ∈ F, we denote it as trkl . k is the index of
faults, k ∈ {1, . . . ,K}. We assume a particular fault magnitude for optimization
and perform K fault simulations to collect the faulty transitions at all monitors.
When trkl = 1, a faulty transition of fk is detected by a monitor. We model the
detection of a fault fk with a Boolean variable dk. dk = 1, when the fault fk is
detected. A fault fk is detected by observing at least one of its faulty transitions,
therefore dk ⇒ ⋁Nkl=1trkl , k ∈ {1, . . . ,Nk}. Nk is the number of faulty transitions
resulting from the fault fk. After transformation we obtain:
ϕb( fk) ∶ dk ∨ (⋁Nkl=1trkl ) (7.2)
Additionally, the Boolean equivalence trkl ⇔ pbi ∧mbj can be transformed to(trkl ∨ (pbi ∧mbj)) ∧ (trkl ∨ pbi ∧mbj), and into conjunctive normal form (CNF)
as:
ϕc( fk, l) ∶ (trkl ∨ pbi)∧ (trkl ∨mbj)∧ (trkl ∨ pbi ∨mbj) (7.3)
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To optimize the fault coverage at each test frequency, we maximize the pseudo-Boolean
function ∑ fk∈F dk. The Boolean constraints of Eq. 7.1 to Eq. 7.3 need to be satisfied for
all faults:
ϕa ∧ (⋀ fk∈F(ϕb( fk)∧⋀Nkl=1ϕc( fk, l))).
To generate the test configuration, i.e. the selected patterns and monitors at a certain
test frequency, the objective function and Boolean constraints are analyzed by a SAT
solver. The Boolean assignments of pbi and mbj determine which pattern pairs are
applied and which monitors are active.
We use the circuit in Fig. 7.3 (a) as an example to explain the modeling process above.
Monitors are placed at outputs. The hidden delay faults ( fA, δ), ( fB, δ) and ( fC, δ) locate
in gate A, B and C respectively and have an identical fault magnitude δ. Pattern pairs
p1 and p2 are applied to detect the target faults at a preselected FAST frequency 1/tFAST .
Fig. 7.3 (b) and (c) present the fault-free and faulty waveforms at all outputs for each
pattern pair under the single fault assumption. The detection windows of monitors
have an identical size and are depicted as shadow regions. The fault-free transitions
from good machine simulations are denoted as Trg and presented as black lines. The
faulty transitions from fault simulations are marked as Tr f and in blue. The index of
a transition encodes the indices of the pattern pair and monitor, e.g. the transition
generated by p1 and propagated to m2 is denoted as Tr12.
As shown in Fig. 7.3 (b), the good transition Trg
11
violates the detection window of
m1 (highlighted in red) and will cause a false alert. To prevent this false positive
detection, we need to either disable m1 or remove p1 from the test set. We apply the
modeling procedure mentioned above for a better option detecting more faults. We use
Boolean variables pb1 and pb2 to model pattern pairs. pb1 = 1 when pattern pair p1 is
applied. Boolean variables mb1, mb2 and mb3 model the monitors with the identical
index. When mb1 = 1, monitor m1 is enabled. Boolean variables trgl represent the good
transitions Trgl and tr
f
l refers to the faulty ones. When trl = 1, a transition violates the
detection window and triggers a monitor alert.
The transitions outside the detection window neither trigger any false alters nor detect
any faults. Their representing Boolean variables always have the Boolean value "false"
and do not influence the optimization. Therefore, we discuss only the transitions
observable to monitors. Trg
11
is the only good transition need to be considered. trg
11
⇔
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pb1 ∧mb1. To avoid the monitor false positive detection a Boolean constraint
ϕa ∶ pb1 ∨mb1
is generated according to Equ. 7.1.
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▲ Figure 7.3 — An example of the monitor pattern selection method
Then, we analyze the faulty transitions in the detection window. We use the Boolean
variable d f to denote a detected target fault f . When the fault f is detected, d f = 1.
Since fault fB can be detected by observing either of its two faulty transitions Tr
fB
12
and
Tr fB
22
, We obtain
ϕ
fB
b ∶ d fB ∨ tr fB12 ∨ tr fB22
according to Equ. 7.2. The two faulty transitions of fB can be represented by the pattern
and monitor combinations. From Equ. 7.3, we acquire
ϕ
fB
c1 ∶ (tr fB12 ∨ pb1)∧ (tr fB12 ∨mb2)∧ (tr fB12 ∨ pb1 ∨mb2)
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ϕ
fB
c2 ∶ (tr fB22 ∨ pb2)∧ (tr fB22 ∨mb2)∧ (tr fB22 ∨ pb2 ∨mb2)
The conjunction of all constraints of fB is denoted as ϕ fB ∶ ϕ fBb ∧ ϕ fBc1 ∧ ϕ fBc2 .
Similarly for other faults, fault fA can only be detected by observing Tr
fA
21
when p2 is
applied, thus we get:
ϕ
fA
b ∶ d fA ∨ tr fA21
ϕ
fA
c1 ∶ (tr fA21 ∨ pb2)∧ (tr fA21 ∨mb1)∧ (tr fA21 ∨ pb2 ∨mb1)
The conjunction of all constraints of fA is denoted as ϕ fA ∶ ϕ fAb ∧ ϕ fAc1 .
For fault fC, we obtain the constraints:
ϕ
fC
b ∶ d fC ∨ tr fC13 ∨ tr fC23
ϕ
fC
c1 ∶ (tr fC13 ∨ pb1)∧ (tr fC13 ∨mb3)∧ (tr fC13 ∨ pb1 ∨mb3)
ϕ
fC
c2 ∶ (tr fC23 ∨ pb2)∧ (tr fC23 ∨mb3)∧ (tr fC23 ∨ pb2 ∨mb3)
The conjunction of all constraints of fC is ϕ fC ∶ ϕ fCb ∧ ϕ fCc1 ∧ ϕ fCc2 .
Finally, we need to maximize the pseudo-Boolean function
d f A + d f B + d f C
and ensure
ϕa ∧ ϕ fA ∧ ϕ fB ∧ ϕ fC
is satisfied. To satisfy ϕa, either p1 needs to be removed or m1 is deactivated. When we
disable m1, only fB and fC remain detectable. However, by removing p1, we can still
detect all the faults. In this case removing the patter pair is a better option. By solving
the pseudo-Boolean optimization problem, i.e. by maximizing the objective function
and satisfying SAT instances mentioned above, we receive the same result.
7.1.2 Test Control Hardware
If the proposed monitor reuse approach is employed in a self-test or embedded deter-
ministic test scenario, the patterns and test configuration information can be stored in
the system in compressed form. The patterns are applied at the corresponding FAST
frequencies according to the test configurations.
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To setup the monitors in one test configuration, the on-chip control structure shown
in Fig. 7.4 enables the selected monitors based on the test configuration index. This
configuration index is shifted in from the Scan_in signal. The decoding logic translates
the index number into control assignments of monitors. The monitor on/off state
remains unchanged for all the pattern pairs in the selected test configuration during
testing.
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▲ Figure 7.4 — Test control hardware for monitor selection
To store N test configurations, ⌈ld(N)⌉ scan flip-flops are required. The output of the
OR gates is connected to the enable signal of the monitor mi. During aging prediction,
Scan_en is set to low and Moni_en is used to periodically start the degradation mea-
surement with all monitors. The OR gate (grey) collects Detection Alert (Fig. 4.2) of all
monitors and generates a Global Alert if any monitor alert is issued.
When Scan_en is high, the circuit is switched into test mode. The values of the flip-flops
control which test configuration is applied. In every test, one of the outputs of the
decoder is high and at the same time all monitors connected to this end are enabled.
For example (Fig. 7.4), when the first output (count from above) of the decoder is high,
monitors m1, m2, m3 are activated.
Themonitors and grey OR gate are integrated on-chip and reused. Global Alert indicates
the test results. If required for diagnosis, the shadow registers (Fig. 4.2 (b)) can be
included in a standard scan-chain. The delayed outputs (Q’) of shadow registers are
read out only when the test case fails.
Thus, the hardware overhead is only induced by monitor activation control logic, which
consists of ⌈ld(N)⌉ scan flip-flops, S (S: number of monitors) OR gates, one inverter,
one AND gate and a ⌈ld(N)⌉×N decoder.
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7.2 Experimental Evaluation
In the experiments, we generate a compacted test pattern set targeting transition delay
faults using a commercial tool [tet]. We assume monitors are placed at 25% of the
pseudo outputs at long path ends [Agarw08]. When generating the test configurations
for the monitor-based delay test, we target slow-to-rise and slow-to-fall small delay
faults at inputs or outputs of all gates in the input cone of monitors. The delay fault
size is set to 6σ, where σ is the standard deviation of the normal distribution of the
process variation and set to 0.2 of the nominal gate delay. The nominal clock period
(clkp) is set to the critical path length plus a small time margin of 5%. Eight preselected
FAST frequencies are evenly distributed from nominal ( f ) to three times of nominal
frequency (3 f ). The detection window of the monitors is set to 50 ps.
The experiment is performed for ISCAS89 [Brgle89], ITC99 [itc] and NXP [nxp] bench-
marks. The basic information of the circuits such as: the critical path length, number of
patterns in the original test set, the number of monitors on-chip, the number of gates
in the combinational logic and the number of flip-flops can be found in Appendix D
Table D.1.
7.2.1 Generation of Test Configurations
Monitor and pattern selection allow to mask false alerts of monitors, but at same time
reduce the observability of some detection effects. Some faults may only be activated
by specific patterns and detectable at certain monitors. For a high coverage of target
faults, two test configurations are generated for each of the eight FAST frequency to
alleviate this effect. In this case, N = 16 test configurations are controlled by a 4 bit
scan-chain and 4x16 decoder (Fig. 7.4). Every pseudo-Boolean optimization generates
one test configuration.
The method is implemented in Java and uses the Sat4j library. It is executed on an intel
Xeon core with 3.33 GHz.
The computational effort of the Pseudo-Boolean optimization depends on the number
of monitors, patterns, false positive activations of monitors (i.e. good transitions occur
during the detection window) and the number of detection effects (i.e. faulty transitions
happen in the detection window) at a particular FAST frequency. For the feasibility
of our experiments the optimization procedure is aborted when a timeout of 1 hour
is reached. Fault dropping is done after each optimization, i.e. test configurations are
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generated for the remaining uncovered faults from the previous configurations (Fig. 7.2).
The runtime of the entire procedure is dominated by the exhaustive timing accurate
fault simulation [Schne16] shown in Fig. 7.2. The runtime of the Pseudo-Boolean
optimization is constrained by the timeout.
7.2.2 Covered and Uncovered Fault Sites w.r.t. Various Fault
Magnitudes
As shown in Fig. 7.5, to validate the effectiveness, fault simulations are performed for
different fault sizes from 6σ to 30σ, with increments of 2σ. The Test Conf. File generated
for hidden delay faults with fault size 6σ (cf. Sec. 7.2.1) is evaluated by the coverage of
target fault sites with variant fault sizes. The target fault sites include all delay faults at
inputs and outputs of gates in the input cone of monitors.
Fault Simulation 
with Fault Size 
(6σ to 30σ)
Faulty Trans. File at 30σ 
Faulty Trans. File at 8σ 
Faulty Trans. File at 6σ 
Test Conf. 
FileEvaluationResults
Test Configuration 
Validation Flow
▲ Figure 7.5 — The validation flow for test configurations
A fault at fault site six with size δ is denoted as f δsix , where x is the fault site index.
We say a fault site siδx is covered, if at least one of the faults located at the fault site
six with fault size smaller than or equal to δ is detected. For instance in Fig. 7.6, all
possible positions for delay fault insertion are marked by the blue crosses. Two fault
sites (slow-to-rise and slow-to-fall) exist in each position. Thus, there are 22 target
fault sites in the example. si16σ11 is the slow-to-rise fault site at output of gate B. si16σ11 is
covered if any of the faults from f 6σsi11 to f
16σ
si11 is detected. In this case (Fig. 7.6), due to
the detected faults f 12σsi11 and f
16σ
si11 , si
16σ
11 is covered.
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A
B
D
C
si11 :
16σ 
fsi11
16σ 
fsi11fsi11 fsi11
14σ 8σ 6σ 12σ 
fsi11
▲ Figure 7.6 — An example of the fault site coverage
The 16 test configurations in the Test Conf. File (Fig. 7.5) are applied for all fault sizes
(6σ to 30σ). The fault sites covered by the eight fixed frequencies w.r.t. a certain fault
size δ are collected.
For two exemplary circuits (s13207 and s38417), Fig. 7.7 depicts the fault site coverage
covδ which is the number of covered fault sites as the percentage of the number of total
target fault sites.
covδ = #CoveredFaultSites
#TargetFaultSites
⋅ 100%
where #TargetFaultSites is a constant independent of the fault magnitude, listed in
Col. # f ault_site Table D.4. The covered fault sites have at least one fault with fault size
6σ to 30σ detected by at-speed delay test or the monitor reuse method. covδ increases
when the fault size δ grows. Even if a hidden delay fault with small size is not detected
initially, the monitors detect it if it grows in magnitude. The fault site coverage of all
benchmarks can be found in Table D.2 in Appendix D.
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▲ Figure 7.7 — The fault site coverage w.r.t. different fault size
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Multiple reasons constrain the coverage of fault sites. For instance, if the test pattern
set does not sensitize a path through the fault site to a monitor with sufficiently small
slack, the fault site cannot be covered. To evaluate the monitor reuse approach with
less impact of test patterns, we calculate the detection efficiency of the method. Fig. 7.8
shows the detection efficiency of two circuits with the different fault sizes. the detection
efficiency is defined as the ratio of the number of detected fault sites to the number of
detectable ones:
efficiency = #DetectedFaultSites
#DetectableFaultSites
where #DetectableFaultSites shows the upper limit of the number of fault sites that can
possibly be detected by the monitor reuse approach. For this upper limit, we assume that
each monitor can be selected individually in each cycle to reach the best observability
of faults and at the same time prevent all false alerts of monitors. However, in practice,
configuring monitors cycle per cycle is very costly. Thus, in our approach, monitors are
controlled by test configurations that are applied per test frequency. #DetectedFaultSites
provides the number of covered fault sites with the 16 computed test configurations.
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▲ Figure 7.8 — The detection efficiency of monitors w.r.t. different fault size
For both circuits and all fault sizes, the efficiency is high and ranges from 0.865 to 0.962.
The detection efficiency details of all benchmark circuits are attached in Appendix D
Table D.3.
Fig. 7.9 represents the fault detection efficiency with the magnitude of 30σ. The effi-
ciency ratio ranges from 0.828 to 0.971 and is above 0.9 for most of the circuits.
The number of target fault sites as well as the absolute number of covered, detectable
and detected fault sites with the magnitude of 30σ for all circuits are listed in Table D.4.
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▲ Figure 7.9 — The detection efficiency of monitors with fault size 30σ for different
benchmarks
Fig. 7.10 shows two pie charts of the circuit p100k. The left chart represents the target
fault sites. About 54.3% of them are covered (dark blue region) by either at-speed delay
test or the monitor reuse. How each test method contributes the fault detection is
illustrated by the right chart. As shown, most fault sites remain hidden w.r.t. the given
fault size 30σ (i.e. the fault effect can be masked by the smallest slack of the activated
paths through the fault site at the operation frequency). Furthermore, 98.8% of faults
are detected by the monitor reuse method.
Uncovered 
due to: 
Covered by: 
p100k: Covered and Uncovered Fault Sites
max test freq.
test pattern set
monitor masking
fixed test freq.
at speed test
monitor reuse
30.9%
54.3% of 
total fault 
sites
1.2% of covered 
fault sites▲ Figure 7.10 — The covered and uncovered fault sites of the circuit p100k
For those amount of uncovered fault sites (#uncovered in Table D.5), we analyzed in
more detail the reasons that limits the detection of target fault sites and categorized
the fault sites accordingly. We say a fault site is outside range (#outside_range) if the
maximum fault size 30σ plus the length of the longest topological path through the fault
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site is smaller than the minimum test period 1/3clkp, i.e. the faults at outside range sites
can never be observed by a test frequency lower than or equal to 3 f . %outside_range
is #outside_range as the percentage of the number of target fault sites. For p100k, ca.
30.9% of target faults are undetectable due to the maximum test frequency (light blue
region in Fig. 7.10).
A fault site is unsensitized if no pattern in the test pattern set activates a path from the
fault site to a pseudo output with monitor. Similarly, #unsensitized is the number of
unsensitzed fault sites and%unsensitized is percentage w.r.t. the target set. Some fault
sites cannot be covered due to the preselected test frequencies. If no faulty transition
through a certain fault site can trigger any monitor alert with all possible fault sizes
at all frequencies, the fault site is sorted into frequency constraint. # f req_constraint
and % f req_constraint denote the number and the percentage of them. In Fig. 7.10,
we can see ca. 5.7% faults (orange region) are undetected due to the test pattern
set in the experiment and about 3.9% fault sites (yellow part) are invisible to those
eight preselected test frequencies. The remaining fault sites (#masking) are uncovered
because of the pattern and monitor selection for false alert masking. %masking is
about 5.2% for p100k (gray part in Fig. 7.10).
Fig. 7.11 depicts the percentage of covered and uncovered fault sites for each benchmark.
As shown in the results, the portion of fault sites uncovered due to pattern and monitor
selection (red part) is quite low, about 1.4% - 8.8% of the target fault sites. The outside
range cause is the major reason for uncovered fault sites. For example for circuit p35k,
41.9% of the fault sites cannot be covered when the maximum FAST frequency is set
to three times the nominal frequency. The principal limitations (i.e. the maximum
frequency, patterns, predefined test frequencies and false alert masking) bound the
coverage ratio to 42.0% for circuit p35k.
For more detail results, the absolute number of uncovered fault sites and the por-
tions categorized by different limitations for all benchmarks are shown in Table D.5
Appendix D.
7.2.3 Hardware Overhead
The area of the circuit under test (CUT) ACUT is calculated as the sum of the combina-
tional, sequential and monitor area. The relative overhead Roverhead is the hardware
area induced by the monitor control logic Actrl as the percentage of the area of the
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▲ Figure 7.11 — The covered and uncovered fault sites of benchmarks
original design ACUT .
Roverhead = ActrlACUT ⋅ 100%
The overhead ranges from 0.9% to 6.6% of the benchmarks and decreases for larger
circuits.
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▲ Figure 7.12 — The relative hardware overhead of benchmarks
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7.3 Summary
In this chapter, we reuse in-situ aging monitors for efficient small delay fault tests.
To mask the false alert of monitors at FAST, the relevant patterns of a test pattern
set are selected, and the monitors are enabled or disabled according to the given test
frequencies. Pattern andmonitor selection is modeled as a Pseudo-Boolean optimization
problem tomaximize the fault coverage. Experimental results show that a high detection
efficiency of small delay faults is achieved, ranging from 82.8% up to 97.1% with very
limited hardware overhead.
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Conclusion and Future Research
Directions
Technology scaling comes along with more device susceptibility to manufacturing
imperfections, process variations, operational environments, intermittent faults and
aging degradation. Consequently, it threatens the reliability of hardware components
and systems. On the other hand, consumer requirements of the system reliability
keep increasing due to the extremely high cost of the unplanned system outage, and
especially in safety-critical applications.
Diverse techniques have been published and applied to improve the system reliability,
especially during the two most vulnerable periods over the circuit lifetime: the early life
and wear-out failure periods. However, certain conventional methods for the reliability
improvement are rather expensive regarding the additional area and power overhead,
the increased structural complexity, the extra test data volume and extended test time.
Some others have limitations in the accuracy and timeliness of aging predictions, and
accordingly, are less capable of supporting the countermeasure schemes to mitigate the
degradation impact and enlarge the system lifetime.
The work at hand addresses the system reliability improvement during both the early-
life time and wear-out period of the hardware. For the aging monitoring, the thesis
contributes cost-effective solutions inmonitor designs aswell as their on-chip placement.
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Then the entire aging prediction framework is re-utilized for testing small delay faults,
which may indicate early life failures.
To predict the aging degradation before any measurable parameter deviation and to take
proactive countermeasures for wear-out mitigation, this thesis introduces an innovative
workload monitor to estimate the relevant workload-induced stress, i.e. the cause of
the aging process, by observing the logic states of the circuit under test. Workload
monitors can be constructed for various degradation mechanisms, and their synthesis
flow is fully automated. Since only a subset of primary and pseudo-primary input nodes
are buffered for circuit states observation, the workload monitor has a minimal impact
on the mission logic. It is non-intrusive and applicable for IP cores and fixed macros. A
case study of NBTI monitoring shows that an effective on-line stress estimation with
an average error below 3.3% can be achieved with a low area cost of less than 1%.
To reduce the measurement latency, i.e. improve the prediction timeliness, and mon-
itoring overhead, this thesis presents a novel placement method for commonly used
delay monitors. Observation Points (OPs) are meticulously selected at intermediate
circuit nets for delay monitor insertion, rather than integrating monitors only at the
end of long paths. Since the selection algorithm takes the path prefix length, branching
structures, and gate sensitization probability into account, a small number of monitors
is sufficient to obtain a frequent and accurate measurement of the aging degradation in
a high percentage of target paths. Choosing OPs from circuit nodes with topological
depth closed to half clock period not only satisfies the requirements of measurement
frequency and accuracy, but can also utilize the inverted clock to generate the detection
window for all monitors. This avoids global wiring and clock balancing problems
induced by monitor insertion at arbitrary nets. The experimental results show that the
reduction of required monitors can reach up to 98%. The resulting, more frequent delay
measurements at OPs prevent the unmonitored timing violations, and each monitor
alert indicates an imminent timing failure.
In the last part of the thesis, in-situ aging monitors are reused for efficient small
delay fault tests. Monitors can be used to evaluate the circuit responses to tests and
mark failing cases with alerts. This allows to avoid the otherwise required complex
X-tolerant on-chip structures for test response compaction, the high speed ATE or
the BIST components for test evaluation. To mask possible false alerts of monitors,
the thesis develops a pattern and monitor selection algorithm that tailors the original
pattern set and controls the monitors according to the FAST frequencies. The selection
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process is modeled in each given frequency as a Pseudo-Boolean optimization problem
to maximize the fault coverage and guarantee no false-positive monitor activation.
Experimental results show a high detection efficiency of small delay faults of up to
97.1% and a very limited hardware cost of less than 1% for large designs.
The results and methods presented in this work can be extended to consider addi-
tional constraints such as variations. Besides the manufacturing defects and aging
processes, process variations and operation conditions also impact the circuit delay with
an increasing importance for newer technology nodes. When process variation and
operation conditions have to be taken into account, the tasks to efficiently detect small
delay faults and predict imminent aging-induced failures become more challenging. A
Monte-Carlo-based analysis or methods based on signal probability can be explored
to obtain the target accuracy of degradation assessments or coverage of small delay
faults with a user-defined confidence level. Additionally, more characteristics collected
by various on-chip sensors, e.g. current, temperature or workload monitors, that sup-
port the proposed methods, may provide new possibilities to estimate the influence of
variations.
The problem of masking the monitor false alerts for small delay fault detection is
modeled as a Pseudo-Boolean Optimization with the constraint of predefined test
frequencies. If selecting appropriate test frequencies is given as a new dimension of
freedom for optimization, more efficient test procedures, e.g. fewer test frequencies, a
lower maximum test frequency or fewer patterns, may be achieved with the assistance
of novel BIST or on-chip clock generation structures. Furthermore, to avoid the yield
loss due to the overtesting, delay deviations caused by IR-Drop or Current-Droop should
be considered at high test speeds.
The observation points introduced for aging monitoring improve the observability and
controllability of the mission logic and can be possibly reused for other purposes as
well such as the delay tests, the small delay diagnosis and process characterization.
This work focuses on the reliability of the mission logic. However, more and more
nonfunctional instruments are integrated on-chip ranging from design for test, for
diagnosis, debug, reliability infrastructures to security controllers and play an essential
role in the circuit operation and maintain. Consequently, the test, diagnosis, and
reliability of the nonfunctional infrastructures will attract more attentions and research
interests in the future.
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▲ Table A.1 — Basic Information of Benchmark Circuits
Benchmark #Inputs #Outputs #gates #FF Critical Path Length
(1) (2) (3) (4) (5) (6)
s9234 19 20 1766 228 0.872
s13207 30 119 2867 669 1.194
s15850 14 83 3324 597 1.983
s35932 35 320 11168 1728 0.423
IS
CA
S8
9
s38417 28 106 9796 1636 1.186
s38584 4 249 12213 1451 1.158
b14 32 54 5082 245 4.260
b15 36 70 8164 449 2.140
b17 37 97 26292 1415 4.730
b18 37 44 72359 3320 6.070
IT
C9
9
b19 24 71 143296 6642 5.440
b20 32 22 10629 490 4.260
b21 32 22 10706 490 4.300
p35k 740 56 23294 2173 3.192
p45k 1409 219 25406 2331 2.306
p77k 102 14 36428 3386 11.47
p78k 172 507 70495 2977 1.701
p81k 153 75 81540 3877 3.800
p89k 332 256 58726 4301 2.886
p100k 168 94 60767 5735 2.759
p141k 790 1 107655 10501 2.828
N
XP
p239k 311 113 156514 18382 5.090
p259k 316 97 198719 18398 5.230
p267k 805 93 125040 16528 2.400
p269k 806 93 125300 16528 2.400
p279k 551 303 160688 17524 4.410
p286k 639 122 210599 17713 4.800
p295k 44 56 159648 18465 3.770
p330k 1236 693 158697 16775 2.910
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B
Results: Workload Monitor
Table B.1 and Table B.2 evaluate the monitoring accuracy of stress approximation.
Table B.1 estimates the NBTI stress and calculates the approximation error for a single
critical path. Table B.2 shows the results when a NBTI monitor is built for observing
the maximum stress of multiple paths. Table B.4 and Table B.3 present the hardware
overhead of the NBTI monitor for a single critical path and k-longest paths respectively.
B.1 Single Path Monitoring
In Table B.1, the column Savg describes the average number of PMOS transistors under
NBTI stress on the critical path. The following three columns give the maximum, mean
and root mean squared (RMS) approximation error (cf. Section 5.2.5) for the 8-depth
monitor. The presented error metrics are relative to the average stress metric Savg.
Then, these three approximation error columns are repeated for the remaining two
monitors, with 10- and 12-depth in the approximation diagram. The upper half of
Table B.1 shows the results with a quantization step size of 1; accordingly, the lower
half is for step size of 2.
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B.2 K-longest Paths Monitoring
Table B.2 lists the approximation stress and errors for the 10- and 100-longest paths
monitoring with quantization step size of 1.
B.3 Hardware Overhead
Table B.4 and Table B.3 present the monitoring overhead for various quantization step
size and different number of observed paths. In both tables, the second column shows
the hardware area of the benchmark circuit and the next two columns state the absolute
area of the monitor as well as the area overhead (+%) w.r.t. the benchmark area from
Column 2. The absolute and relative area are repeatedly listed for monitors with the
approximation diagram depth of 8, 10 and 12.
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▲ Table B.1 — Accuracy of NBTI monitors for a single critical path with various
quantization step size
Benchmark Diagram Depth: 8 Diagram Depth: 10 Diagram Depth: 12
Savg Error [%] Error [%] Error [%]
Name [#] max mean rms max mean rms max mean rms
(1) (2) (3) (4) (5) (6) (7) (8) (9) (10) (11)
b14 48.9 10.2 1.7 2.4 10.2 1.6 2.3 10.2 1.5 2.2
b15 30.9 16.2 1.7 2.5 16.2 1.5 2.3 16.2 1.2 2.1
b17 27.6 18.1 2.6 3.6 14.5 2.1 3.1 14.5 1.7 2.7
b18 62.9 9.5 1.1 1.9 9.5 1.0 1.9 9.5 1.0 1.9
b19 51.2 11.7 1.2 2.2 11.7 1.2 2.2 11.7 1.2 2.1
b20 52.3 13.4 2.2 2.9 13.4 2.2 2.8 11.5 2.2 2.8
b21 47.5 16.8 2.6 3.4 14.7 2.2 3.0 12.6 2.0 2.8
p35k 37.2 13.4 2.7 3.6 13.4 2.6 3.5 13.4 2.5 3.3
p45k 25.3 15.8 2.1 3.1 11.9 1.8 2.8 11.9 1.4 2.5
p77k 127.1 5.5 1.1 1.4 5.5 1.0 1.3 5.5 0.9 1.2
p81k 59.0 11.9 1.9 2.6 10.2 1.8 2.4 10.2 1.7 2.3
p89k 38.4 18.2 3.0 3.9 18.2 2.8 3.7 18.2 2.7 3.5
p100k 25.0 16.0 3.0 4.1 16.0 2.7 3.8 16.0 2.5 3.5
p141k 27.6 10.9 1.8 2.7 10.9 1.6 2.5 10.9 1.3 2.3
p239k 63.4 17.4 2.2 3.4 15.8 2.1 3.3 15.8 2.1 3.2
p259k 65.3 15.3 2.1 3.2 15.3 2.0 3.2 16.8 2.0 3.1
qu
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p267k 27.3 18.3 3.1 4.2 18.3 3.0 4.1 14.6 2.9 4.0
p269k 26.5 18.9 3.3 4.4 15.1 3.2 4.3 15.1 3.1 4.2
p279k 31.5 12.7 1.3 2.2 12.7 1.1 2.1 12.7 1.0 1.9
p286k 35.0 14.3 1.9 2.7 14.3 1.6 2.4 11.4 1.3 2.1
p295k 46.4 21.6 3.1 3.9 19.4 2.9 3.8 19.4 2.8 3.6
p330k 22.2 9.0 1.3 2.5 9.0 0.9 2.1 13.5 0.6 1.7
b14 48.9 10.2 2.0 2.7 12.3 1.9 2.6 10.2 1.8 2.5
b15 30.9 19.4 2.1 3.0 19.4 2.0 2.8 19.4 1.9 2.6
b17 27.6 14.5 3.0 4.0 14.5 2.6 3.6 14.5 2.3 3.2
b18 62.9 9.5 1.1 2.0 9.5 1.1 2.0 9.5 1.1 1.9
b19 51.2 11.7 1.3 2.4 11.7 1.3 2.3 11.7 1.3 2.3
b20 52.3 13.4 2.3 3.0 13.4 2.3 3.0 13.4 2.3 2.9
b21 47.5 16.8 2.7 3.5 14.7 2.4 3.2 12.6 2.2 3.0
p35k 37.2 16.1 2.9 3.8 16.1 2.8 3.7 13.4 2.7 3.6
p45k 25.3 15.8 2.7 3.7 11.9 2.4 3.4 11.9 2.3 3.2
p77k 127.1 6.3 1.1 1.5 6.3 1.1 1.4 5.5 1.0 1.3
p81k 59.0 11.9 2.1 2.7 11.9 2.0 2.6 10.2 1.9 2.5
p89k 38.4 20.8 3.1 4.1 20.8 3.0 3.9 18.2 2.9 3.8
p100k 25.0 16.0 3.4 4.6 16.0 3.2 4.3 16.0 3.0 4.1
p141k 27.6 10.9 2.3 3.2 10.9 2.2 3.1 10.9 2.1 2.9
p239k 63.4 17.4 2.7 3.5 17.4 2.6 3.5 17.4 2.6 3.4
p259k 65.3 16.8 2.4 3.4 15.3 2.3 3.3 16.8 2.3 3.2
qu
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p267k 27.3 21.9 3.4 4.5 21.9 3.3 4.4 18.3 3.2 4.3
p269k 26.5 18.9 3.6 4.8 18.9 3.5 4.6 18.9 3.4 4.5
p279k 31.5 12.7 2.1 2.9 12.7 1.9 2.7 12.7 1.9 2.6
p286k 35.0 14.3 2.2 3.0 14.3 2.0 2.8 11.4 1.8 2.6
p295k 46.4 21.6 3.2 4.1 19.4 3.1 3.9 19.4 2.9 3.8
p330k 22.2 13.5 2.5 3.6 13.5 2.4 3.4 13.5 2.4 3.3
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▲ Table B.2 — Accuracy of NBTI monitors for 10 and 100 longest paths with quanti-
zation step size of 1
Benchmark Diagram Depth: 8 Diagram Depth: 10 Diagram Depth: 12
Savg Error [%] Error [%] Error [%]
Name [#] max mean rms max mean rms max mean rms
(1) (2) (3) (4) (5) (6) (7) (8) (9) (10) (11)
b14 54.7 11.0 1.8 2.5 9.1 1.6 2.4 9.1 1.6 2.3
b15 35.9 13.9 1.2 2.0 13.9 1.1 1.9 16.7 0.9 1.7
b17 62.3 17.7 3.2 4.2 17.7 3.0 3.9 17.7 2.7 3.7
b18 71.8 7.0 0.4 1.0 7.0 0.4 0.9 7.0 0.4 0.9
b19 62.6 8.0 0.5 1.2 8.0 0.5 1.1 8.0 0.5 1.1
b20 57.1 8.7 1.9 2.5 8.7 1.9 2.5 8.7 1.8 2.4
b21 51.4 9.7 1.9 2.4 9.7 1.8 2.4 9.7 1.8 2.4
p35k 40.3 12.4 2.4 3.1 12.4 2.3 3.0 9.9 2.2 3.0
p45k 25.9 11.6 2.0 3.0 11.6 1.7 2.7 11.6 1.3 2.3
p77k 131.5 6.8 1.0 1.4 6.8 1.0 1.3 6.8 1.0 1.3
p81k 69.2 10.1 1.7 2.2 10.1 1.6 2.1 10.1 1.5 2.0
p89k 39.8 10.0 2.0 2.8 10.0 2.0 2.7 10.0 1.9 2.6
10
Pa
th
s
p100k 32.9 15.2 2.5 3.3 12.2 2.3 3.1 12.2 2.1 2.9
p141k 29.5 10.2 1.3 2.3 10.2 1.1 2.1 10.2 1.0 1.9
p239k 66.4 12.1 1.8 2.7 12.1 1.7 2.7 12.1 1.7 2.6
p259k 68.6 10.2 1.4 2.1 10.2 1.3 2.1 10.2 1.3 2.0
p267k 29.1 17.1 2.9 3.9 17.1 2.8 3.8 17.1 2.7 3.7
p269k 29.0 17.3 3.2 4.3 17.3 3.1 4.2 17.3 3.0 4.1
p279k 55.1 9.1 1.7 2.3 9.1 1.6 2.2 9.1 1.5 2.1
p286k 35.2 11.4 1.7 2.5 11.4 1.5 2.3 11.4 1.3 2.1
p295k 47.5 23.2 2.9 3.8 21.1 2.8 3.6 23.2 2.6 3.5
p330k 22.7 13.2 1.4 2.6 13.2 1.0 2.1 8.8 0.7 1.7
b14 55.5 10.8 1.6 2.3 9.0 1.5 2.2 9.0 1.4 2.1
b15 37.9 15.8 1.1 1.8 15.8 1.0 1.7 15.8 0.8 1.6
b17 71.3 18.2 2.7 3.4 16.8 2.5 3.2 16.8 2.3 3.0
b18 74.3 5.4 0.0 0.3 5.4 0.0 0.3 5.4 0.0 0.3
b19 65.5 6.1 0.1 0.5 6.1 0.1 0.5 6.1 0.1 0.5
b20 60.0 8.3 1.6 2.1 10.0 1.6 2.1 10.0 1.6 2.1
b21 56.6 10.6 1.7 2.3 8.8 1.6 2.2 8.8 1.5 2.2
p35k 41.4 12.1 2.2 2.9 12.1 2.1 2.8 12.1 2.1 2.7
p45k 28.0 10.7 1.9 2.8 14.3 1.7 2.6 14.3 1.4 2.4
p77k 135.9 6.6 1.1 1.4 5.9 1.0 1.4 5.9 1.0 1.3
p81k 69.8 10.0 1.7 2.2 10.0 1.6 2.1 10.0 1.5 2.0
p89k 40.8 9.8 1.8 2.5 9.8 1.8 2.4 9.8 1.7 2.4
10
0
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p100k 36.9 13.6 2.3 3.1 13.6 2.2 3.0 13.6 2.0 2.8
p141k 34.0 14.7 2.5 3.4 14.7 2.4 3.3 14.7 2.3 3.1
p239k 68.5 11.7 1.7 2.6 13.1 1.6 2.5 10.2 1.6 2.5
p259k 69.0 10.1 1.3 2.0 10.1 1.3 2.0 10.1 1.3 2.0
p267k 30.7 13.0 2.6 3.5 13.0 2.6 3.5 13.0 2.5 3.4
p269k 30.4 13.1 2.6 3.5 13.1 2.6 3.5 13.1 2.5 3.4
p279k 57.3 10.5 1.7 2.2 10.5 1.6 2.1 10.5 1.5 2.0
p286k 36.1 8.3 1.5 2.3 8.3 1.4 2.1 8.3 1.3 2.0
p295k 48.2 22.8 3.0 3.9 22.8 2.9 3.8 20.8 2.8 3.7
p330k 35.0 20.0 3.6 4.7 20.0 3.5 4.6 17.2 3.5 4.5
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▲ Table B.3 — Area overhead of NBTI monitors for a single critical path with various
quantization step size
Benchmark Diagram Depth: 8 Diagram Depth: 10 Diagram Depth: 12
Area Area Area Area
Name [µm2] [µm2] [+%] [µm2] [+%] [µm2] [+%]
(1) (2) (3) (4) (5) (6) (7) (8)
b14 4140 194 +4.7% 643 +15.5% 2129 +51.4%
b15 6493 92 +1.4% 487 +7.5% 2047 +31.5%
b17 21058 293 +1.4% 1020 +4.8% 3043 +14.5%
b18 58830 67 +0.1% 295 +0.5% 1234 +2.1%
b19 117150 94 +0.1% 348 +0.3% 1335 +1.1%
b20 8645 138 +1.6% 484 +5.6% 1748 +20.2%
b21 8762 294 +3.4% 1008 +11.5% 2578 +29.4%
p35k 17966 206 +1.1% 748 +4.2% 2837 +15.8%
p45k 18798 217 +1.2% 733 +3.9% 2610 +13.9%
p77k 29521 328 +1.1% 1220 +4.1% 3560 +12.1%
p81k 64231 238 +0.4% 851 +1.3% 2741 +4.3%
p89k 44523 244 +0.5% 925 +2.1% 2725 +6.1%
p100k 45056 225 +0.5% 921 +2.0% 2976 +6.6%
p141k 81148 174 +0.2% 640 +0.8% 2014 +2.5%
p239k 126082 203 +0.2% 669 +0.5% 2346 +1.9%
p259k 162242 163 +0.1% 581 +0.4% 1838 +1.1%
qu
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p267k 101822 152 +0.1% 448 +0.4% 1314 +1.3%
p269k 102001 153 +0.2% 559 +0.5% 1789 +1.8%
p279k 127297 105 +0.1% 394 +0.3% 1281 +1.0%
p286k 169555 183 +0.1% 710 +0.4% 2482 +1.5%
p295k 127161 201 +0.2% 727 +0.6% 2410 +1.9%
p330k 133719 105 +0.1% 352 +0.3% 1074 +0.8%
b14 4140 132 +3.2% 413 +10.0% 1466 +35.4%
b15 6493 42 +0.7% 271 +4.2% 1113 +17.1%
b17 21058 146 +0.7% 614 +2.9% 1973 +9.4%
b18 58830 23 +0.0% 143 +0.2% 778 +1.3%
b19 117150 47 +0.0% 180 +0.2% 692 +0.6%
b20 8645 65 +0.7% 219 +2.5% 992 +11.5%
b21 8762 200 +2.3% 609 +6.9% 1712 +19.5%
p35k 17966 118 +0.7% 393 +2.2% 1694 +9.4%
p45k 18798 115 +0.6% 462 +2.5% 1594 +8.5%
p77k 29521 202 +0.7% 593 +2.0% 2470 +8.4%
p81k 64231 145 +0.2% 422 +0.7% 1524 +2.4%
p89k 44523 127 +0.3% 450 +1.0% 1547 +3.5%
p100k 45056 132 +0.3% 551 +1.2% 1978 +4.4%
p141k 81148 107 +0.1% 413 +0.5% 1240 +1.5%
p239k 126082 123 +0.1% 410 +0.3% 1227 +1.0%
p259k 162242 117 +0.1% 280 +0.2% 1156 +0.7%
qu
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p267k 101822 75 +0.1% 269 +0.3% 853 +0.8%
p269k 102001 77 +0.1% 306 +0.3% 1001 +1.0%
p279k 127297 92 +0.1% 386 +0.3% 1320 +1.0%
p286k 169555 74 +0.0% 392 +0.2% 1124 +0.7%
p295k 127161 125 +0.1% 357 +0.3% 1841 +1.4%
p330k 133719 126 +0.1% 316 +0.2% 625 +0.5%
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▲ Table B.4 — Area overhead of NBTI monitors for 10 and 100 longest paths with
quantization step size of 1
Benchmark Diagram Depth: 8 Diagram Depth: 10 Diagram Depth: 12
Area Area Area Area
Name [µm2] [µm2] [+%] [µm2] [+%] [µm2] [+%]
(1) (2) (3) (4) (5) (6) (7) (8)
b14 4140 202 +4.9% 741 +17.9% 2284 +55.2%
b15 6493 117 +1.8% 398 +6.1% 1586 +24.4%
b17 21058 278 +1.3% 1018 +4.8% 3987 +18.9%
b18 58830 64 +0.1% 211 +0.4% 717 +1.2%
b19 117150 64 +0.1% 163 +0.1% 624 +0.5%
b20 8645 123 +1.4% 381 +4.4% 1348 +15.6%
b21 8762 128 +1.5% 523 +6.0% 1752 +20.0%
p35k 17966 164 +0.9% 632 +3.5% 2292 +12.8%
p45k 18798 231 +1.2% 821 +4.4% 2464 +13.1%
p77k 29521 251 +0.8% 989 +3.3% 3021 +10.2%
p81k 64231 260 +0.4% 823 +1.3% 2817 +4.4%
p89k 44523 129 +0.3% 600 +1.3% 2144 +4.8%
10
Pa
th
s
p100k 45056 244 +0.5% 852 +1.9% 2936 +6.5%
p141k 81148 113 +0.1% 353 +0.4% 1252 +1.5%
p239k 126082 188 +0.1% 627 +0.5% 2032 +1.6%
p259k 162242 126 +0.1% 405 +0.2% 1654 +1.0%
p267k 101822 106 +0.1% 498 +0.5% 1830 +1.8%
p269k 102001 147 +0.1% 530 +0.5% 2257 +2.2%
p279k 127297 240 +0.2% 742 +0.6% 2767 +2.2%
p286k 169555 166 +0.1% 650 +0.4% 2396 +1.4%
p295k 127161 252 +0.2% 880 +0.7% 2917 +2.3%
p330k 133719 117 +0.1% 308 +0.2% 950 +0.7%
b14 4140 204 +4.9% 720 +17.4% 2107 +50.9%
b15 6493 156 +2.4% 545 +8.4% 2243 +34.5%
b17 21058 266 +1.3% 1192 +5.7% 4224 +20.1%
b18 58830 7 +0.0% 21 +0.0% 77 +0.1%
b19 117150 16 +0.0% 63 +0.1% 209 +0.2%
b20 8645 107 +1.2% 391 +4.5% 1386 +16.0%
b21 8762 223 +2.5% 720 +8.2% 2191 +25.0%
p35k 17966 171 +0.9% 590 +3.3% 2297 +12.8%
p45k 18798 180 +1.0% 635 +3.4% 2309 +12.3%
p77k 29521 249 +0.8% 997 +3.4% 3123 +10.6%
p81k 64231 254 +0.4% 992 +1.5% 2923 +4.6%
p89k 44523 94 +0.2% 390 +0.9% 1611 +3.6%
10
0
Pa
th
s
p100k 45056 246 +0.5% 912 +2.0% 2850 +6.3%
p141k 81148 158 +0.2% 525 +0.6% 1958 +2.4%
p239k 126082 192 +0.2% 688 +0.5% 2080 +1.6%
p259k 162242 116 +0.1% 486 +0.3% 1791 +1.1%
p267k 101822 111 +0.1% 528 +0.5% 1898 +1.9%
p269k 102001 133 +0.1% 501 +0.5% 1713 +1.7%
p279k 127297 237 +0.2% 825 +0.6% 2966 +2.3%
p286k 169555 140 +0.1% 520 +0.3% 1849 +1.1%
p295k 127161 233 +0.2% 903 +0.7% 2920 +2.3%
p330k 133719 180 +0.1% 581 +0.4% 2286 +1.7%
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Results: Monitor Placement
The results of OP selection for all benchmarks are listed in Table C.1.
C.1 Observation Point Selection Results
The number of gates in the target design is shown in Column 2. The number of target
paths is presented in Column 3. The number of OP candidates after eliminating the ones
with no target path coverage is presented in Column 4. The target path coverage of the
OP candidates is shown in Column 5. The number of (primary and pseudo-primary)
target outputs is in Column 6. The number of OPs and the number of sensors inserted
at path ends are listed in columns 7 and 8 respectively. The monitor number reduction
reduction ∶= #tar_outputs − #OPs − #endpoints
#tar_outputs
is provided in the last column of the table.
C.2 Results of OP Effectiveness Validation
Since the inverter chain for OP delay matching can be implemented based on nominal
or degraded timing (Section 6.2.4), the results of the two cases are listed in Tables C.2
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▲ Table C.1 — OP selection results
Benchmark #gates #paths #candidates coverage #tar_outputs #OPs #endpoints reduction
(1) (2) (3) (4) (5) (6) (7) (8) (9)
s9234 1764 2284 33 0.99 55 13 9 0.60
s13207 2865 346 49 0.94 18 16 1 0.06
s15850 3320 4937 49 1.00 78 7 0 0.91
s35932 11168 6833 472 1.00 320 184 0 0.43
s38417 9796 12402 104 0.99 197 28 2 0.85
s38584 12183 622 21 0.95 47 11 6 0.64
p35k 23294 6207 2 1.00 71 2 0 0.97
p45k 25406 3727 37 1.00 54 4 0 0.93
p78k 70495 132545 2227 1.00 1417 306 0 0.78
p81k 82265 6268 112 1.00 69 3 0 0.96
p89k 58726 34184 62 1.00 352 16 0 0.95
p100k 60767 11151 271 1.00 116 36 0 0.69
p141k 107655 32485 186 1.00 333 8 0 0.98
and C.3 respectively. Dashes in the table indicate that aging alerts were not issued or
timing failures not caused by the applied input stimuli during 10 years of operation.
C.2.1 Delay Matching based on Nominal Timing Profile
In Table C.2, Column 2 to 4 provide the operation time (in years) until the occur-
rence of an event. The event can refer to the first observed aging alert activation
(OP_activation), the first observed timing failure ( f ailure, both based on timing sim-
ulation), or the first clock violation by the critical path (cpl_violation, computed by
STA). The results in the second and third column present the predictability of OPs (cf.
Section 6.3). The last two columns display the remaining time margin of the nomi-
nal critical path when the first monitor alert activates. The absolute time margins in
femtoseconds and the relative values as the percentage of the clock period are listed.
C.2.2 Delay Matching based on Degraded Timing Profile
The year of first timing failure occurrence and the clock violation time of the nominal
critical path (values in Column 3 and 4) are identical in both tables. The results in the
last two columns only differ from the previous table if the time of the first timing alert
changes.
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▲ Table C.2 — OP validation (delay matching based on nominal profile)
Benchmark OP_activation failure cpl_violiation re_margin (fs) %clkp
(1) (2) (3) (4) (5) (6)
s9234 5.25 8.50 8.50 6681 0.70%
s13207 – – – – –
s15850 8.00 7.00 9.50 4613 0.22%
s35932 5.50 8.25 8.25 2631 0.59%
s38417 3.75 5.50 – 19469 1.56%
s38584 3.00 5.50 7.00 14007 1.16%
p35k 6.75 2.50 8.50 11085 0.32%
p45k 7.75 9.75 9.75 8417 0.33%
p78k 6.00 8.00 8.00 7174 0.39%
p81k 7.00 8.75 8.75 17646 0.29%
p89k 6.00 8.75 7.25 7430 0.23%
p100k 7.50 – 9.75 10648 0.35%
p141k 8.25 – 7.50 -5292 -0.18%
▲ Table C.3 — OP validation (delay matching based on degraded profile)
Benchmark OP_activation failure cpl_violiation re_margin (fs) %clkp
(1) (2) (3) (4) (5) (6)
s9234 5.25 8.50 8.50 6681 0.70%
s13207 – – – – –
s15850 5.75 7.00 9.50 14600 0.69%
s35932 5.50 8.25 8.25 2631 0.59%
s38417 3.75 5.50 – 19469 1.56%
s38584 4.00 5.50 7.00 9302 0.77%
p35k 1.75 2.50 8.50 72437 2.09%
p45k 7.75 9.75 9.75 8417 0.33%
p78k 6.00 8.00 8.00 7174 0.39%
p81k 8.25 8.75 8.75 2757 0.05%
p89k 6.50 8.75 7.25 3662 0.12%
p100k 8.50 – 9.75 5102 0.17%
p141k 5.50 – 7.50 12932 0.43%
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Results: Small Delay Fault Testing
D.1 Basic Information of the Benchmarks
The basic information of the circuits is listed in the first seven columns of Table D.1.
The critical path length (cpl), number of patterns (#pat) in the original test set and
the number of monitors (#moni) integrated in the circuit are listed in Column 2 to 4
respectively. #gates is the number of gates in the combinational part of the circuits and
#flip-flops is the number of flip-flops. The last three columns relate to the hardware
overhead: Column 7 provides the area of Circuit Under Test (CUT) ACUT in µm2; The
absolute overhead of the monitor control logic Actrl and the relative overhead (ratio
of the overhead to the original design Actrl/ACUT) are listed in the last two columns
respectively (cf. Section 7.2.3).
D.2 Covered andUncovered Fault Sitesw.r.t. Various
Fault Magnitudes
In this section, we tabulate the fault site coverage and detection efficiency of the monitor
reuse method. Afterward, for those uncovered target fault sites, we analyze the reasons
and categorize the results (cf. Section 7.2.2).
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▲ Table D.1 — Basic information of circuits
Benchmark cpl [ns] #pat #moni #gates #flip-flops ACUT [µm
2] Actrl [µm
2] Actrl/ACUT
(1) (2) (3) (4) (5) (6) (7) (8) (9)
s9234 0.872 304 63 1766 228 4270 280 0.066
s13207 1.194 376 198 2867 669 10815 300 0.028
s15850 1.983 261 171 3324 597 10252 247 0.024
s35932 0.423 75 513 11168 1728 30781 722 0.023
s38417 1.186 251 436 9796 1636 28249 698 0.025
s38584 1.158 313 426 12213 1450 28250 593 0.021
b14 4.260 2446 75 5082 245 7319 271 0.037
b15 2.140 3093 130 8164 449 12228 468 0.038
b17 4.730 3855 379 26292 1415 38767 728 0.018
b18 6.070 5197 842 72359 3320 99818 1079 0.011
b19 5.440 7657 1679 143296 6642 199085 1877 0.009
b20 4.260 2391 129 10629 490 14751 376 0.026
b21 4.300 2331 129 10706 490 14868 350 0.024
p35k 3.192 2102 558 23294 2173 45456 569 0.013
p45k 2.306 5349 638 25406 2331 49567 580 0.012
p78k 1.701 136 872 70495 2977 94384 1424 0.015
p89k 2.886 1920 1140 58726 4301 99825 1051 0.011
p100k 2.759 5178 1458 60767 5735 119001 1441 0.012
p141k 2.828 1621 2626 107655 10501 213753 2290 0.011
D.2.1 Fault Site Coverage and Detection Efficiency
This subsection first shows the results of fault site coverage (Table D.2) and detection
efficiency (Table D.3) for each circuit w.r.t. all considered fault magnitudes. Then it
gives an overview of coverage details (e.g. the number of covered fault sites, the number
of detected or detectable fault sites, etc.) for all benchmarks w.r.t. the fault magnitude
of 30σ.
Table D.4 tabulates the results of fault site coverage and detection efficiency for all
circuits. Column 2 shows the number of target fault sites in each circuit. For a fault
size of 30σ, the number of covered fault sites (#cov30σ) is listed in Column 3. 4 and
5 present the number of detectable and detected fault sites respectively. #detectable
shows the upper limit of the number of fault sites that can possibly be detected by
the monitor reuse approach, when cycle-accurate monitor configurations are provided.
The column #detected gives the number of fault sites covered by the 16 computed test
configurations. As stated in Section 7.2.2, the efficiency of monitor reuse is the ratio
efficiency := #detected / #detectable and listed in Column 6.
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D.2.2 Discussions of the Uncovered Fault Sites
For those amount of uncovered fault sites (#uncovered in Table D.5), we analyzed in
more detail the reasons that limits the fault detection. The numbers of uncovered fault
sites in each category are shown in Column 3 to 6 of Table D.5.
146 Appendix D ● Results: Small Delay Fault Testing
▲ Table D.2 — Target fault site coverage w.r.t. various fault magnitudes
❵❵❵❵❵❵❵❵❵❵❵❵❵coverage
δ
ISCAS89
s9234 s13207 s15850 s35932 s38417 s38584
cov6σ 0.540 0.339 0.256 0.446 0.462 0.384
cov8σ 0.592 0.380 0.288 0.538 0.511 0.445
cov10σ 0.636 0.414 0.315 0.603 0.559 0.492
cov12σ 0.669 0.448 0.340 0.660 0.598 0.531
cov14σ 0.700 0.488 0.365 0.698 0.629 0.563
cov16σ 0.725 0.528 0.386 0.740 0.659 0.601
cov18σ 0.748 0.563 0.407 0.772 0.687 0.630
cov20σ 0.773 0.598 0.422 0.817 0.710 0.658
cov22σ 0.792 0.629 0.437 0.842 0.733 0.684
cov24σ 0.810 0.663 0.453 0.872 0.752 0.707
cov26σ 0.826 0.692 0.470 0.893 0.769 0.733
cov28σ 0.841 0.717 0.486 0.904 0.785 0.753
cov30σ 0.852 0.746 0.503 0.930 0.799 0.777
❵❵❵❵❵❵❵❵❵❵❵❵❵coverage
δ
ITC
b14 b15 b17 b18 b19 b20 b21
cov6σ 0.210 0.395 0.179 0.198 0.230 0.256 0.255
cov8σ 0.253 0.421 0.193 0.218 0.252 0.299 0.296
cov10σ 0.284 0.442 0.204 0.234 0.269 0.335 0.332
cov12σ 0.313 0.459 0.213 0.247 0.284 0.368 0.363
cov14σ 0.338 0.475 0.221 0.258 0.296 0.399 0.390
cov16σ 0.359 0.492 0.228 0.268 0.307 0.426 0.413
cov18σ 0.379 0.509 0.235 0.277 0.317 0.451 0.435
cov20σ 0.398 0.525 0.241 0.286 0.326 0.471 0.456
cov22σ 0.417 0.540 0.248 0.293 0.335 0.491 0.474
cov24σ 0.435 0.555 0.254 0.300 0.343 0.510 0.492
cov26σ 0.451 0.569 0.261 0.307 0.352 0.528 0.507
cov28σ 0.466 0.580 0.269 0.314 0.359 0.543 0.523
cov30σ 0.483 0.590 0.276 0.320 0.367 0.556 0.538
❵❵❵❵❵❵❵❵❵❵❵❵❵coverage
δ
NXP
p35k p45k p78k p89k p100k p141k
cov6σ 0.178 0.375 0.426 0.157 0.322 0.237
cov8σ 0.201 0.404 0.489 0.178 0.344 0.267
cov10σ 0.222 0.429 0.535 0.195 0.363 0.292
cov12σ 0.242 0.455 0.574 0.212 0.382 0.312
cov14σ 0.260 0.477 0.607 0.227 0.401 0.330
cov16σ 0.277 0.498 0.636 0.243 0.401 0.347
cov18σ 0.295 0.523 0.662 0.257 0.436 0.363
cov20σ 0.312 0.545 0.684 0.272 0.454 0.378
cov22σ 0.331 0.567 0.704 0.286 0.472 0.391
cov24σ 0.352 0.586 0.722 0.301 0.490 0.404
cov26σ 0.373 0.605 0.737 0.316 0.508 0.417
cov28σ 0.397 0.623 0.750 0.331 0.526 0.429
cov30σ 0.420 0.642 0.764 0.347 0.544 0.442
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▲ Table D.3 — Target fault detection efficiency w.r.t. various fault magnitudes
❵❵❵❵❵❵❵❵❵❵❵❵❵efficiency
δ
ISCAS89
s9234 s13207 s15850 s35932 s38417 s38584
e f f 6σ 0.947 0.946 0.952 0.599 0.865 0.827
e f f 8σ 0.945 0.942 0.955 0.667 0.881 0.858
e f f 10σ 0.945 0.936 0.963 0.711 0.893 0.875
e f f 12σ 0.949 0.934 0.966 0.742 0.902 0.888
e f f 14σ 0.951 0.936 0.967 0.768 0.910 0.899
e f f 16σ 0.953 0.934 0.967 0.799 0.918 0.908
e f f 18σ 0.952 0.939 0.967 0.821 0.925 0.906
e f f 20σ 0.957 0.941 0.964 0.840 0.928 0.908
e f f 22σ 0.960 0.944 0.964 0.853 0.932 0.910
e f f 24σ 0.962 0.949 0.966 0.864 0.939 0.920
e f f 26σ 0.965 0.955 0.965 0.868 0.941 0.933
e f f 28σ 0.969 0.960 0.965 0.873 0.941 0.939
e f f 30σ 0.971 0.962 0.963 0.879 0.942 0.940
❵❵❵❵❵❵❵❵❵❵❵❵❵efficiency
δ
ITC
b14 b15 b17 b18 b19 b20 b21
e f f 6σ 0.964 0.910 0.917 0.981 0.933 0.973 0.977
e f f 8σ 0.958 0.914 0.919 0.978 0.936 0.962 0.968
e f f 10σ 0.957 0.917 0.920 0.974 0.937 0.956 0.961
e f f 12σ 0.958 0.919 0.920 0.972 0.938 0.950 0.955
e f f 14σ 0.957 0.918 0.921 0.970 0.938 0.947 0.952
e f f 16σ 0.958 0.921 0.920 0.967 0.938 0.947 0.950
e f f 18σ 0.960 0.923 0.922 0.963 0.938 0.948 0.948
e f f 20σ 0.961 0.923 0.924 0.962 0.938 0.949 0.949
e f f 22σ 0.960 0.923 0.926 0.960 0.939 0.949 0.952
e f f 24σ 0.961 0.923 0.927 0.959 0.940 0.951 0.951
e f f 26σ 0.962 0.925 0.928 0.959 0.942 0.953 0.952
e f f 28σ 0.965 0.926 0.930 0.958 0.943 0.955 0.955
e f f 30σ 0.967 0.927 0.931 0.957 0.945 0.957 0.958
❵❵❵❵❵❵❵❵❵❵❵❵❵efficiency
δ
NXP
p35k p45k p78k p89k p100k p141k
e f f 6σ 0.946 0.903 0.678 0.842 0.848 0.651
e f f 8σ 0.945 0.909 0.731 0.843 0.862 0.688
e f f 10σ 0.947 0.911 0.767 0.841 0.868 0.717
e f f 12σ 0.948 0.917 0.794 0.841 0.871 0.737
e f f 14σ 0.949 0.914 0.816 0.840 0.874 0.754
e f f 16σ 0.948 0.917 0.834 0.841 0.874 0.767
e f f 18σ 0.951 0.923 0.849 0.842 0.884 0.779
e f f 20σ 0.952 0.926 0.862 0.843 0.889 0.790
e f f 22σ 0.952 0.928 0.872 0.844 0.894 0.799
e f f 24σ 0.954 0.930 0.881 0.845 0.900 0.807
e f f 26σ 0.955 0.933 0.889 0.846 0.903 0.814
e f f 28σ 0.956 0.935 0.897 0.846 0.907 0.821
e f f 30σ 0.956 0.937 0.902 0.847 0.911 0.828
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▲ Table D.4 — The target fault site coverage and detection efficiency w.r.t. the fault
magnitude of 30σ
Benchmark #fault_site #cov30σ #detectable #detected efficiency
(1) (2) (3) (4) (5) (6)
s9234 7178 6118 5869 5700 0.971
s13207 9348 6974 7118 6848 0.962
s15850 10936 5499 5482 5278 0.963
s35932 43390 40374 34918 30684 0.879
s38417 36600 29260 28997 27323 0.942
s38584 29630 23035 24229 22766 0.940
b14 19963 9636 9451 9137 0.967
b15 30656 18094 17870 16569 0.927
b17 82528 22812 21571 20090 0.931
b18 231041 74007 76145 72850 0.957
b19 441423 161900 164390 155329 0.945
b20 35457 19726 17457 16701 0.957
b21 36762 19781 18337 17565 0.958
p35k 102131 42926 42435 40580 0.956
p45k 85123 54623 57416 53804 0.937
p78k 327768 250458 256361 231262 0.902
p89k 195872 68006 75874 64234 0.847
p100k 224464 122006 132245 120534 0.911
p141k 335571 148287 172655 142904 0.828
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▲ Table D.5 — Uncovered fault sites categorization w.r.t. the fault magnitude of 30σ
Benchmark #uncovered #outside_range #unsensitized #freq_constraint #masking
(1) (2) (3) (4) (5) (6)
s9234 1060 272 323 316 149
s13207 2374 1448 537 119 270
s15850 5437 4411 524 301 201
s35932 3016 384 506 353 1773
s38417 7340 3922 1148 647 1623
s38584 6595 3896 695 559 1445
b14 10327 2691 4318 3007 311
b15 12562 5623 4008 1668 1263
b17 59716 39101 13934 5424 1257
b18 157034 105022 34513 14208 3291
b19 279523 185314 61183 23996 9030
b20 15731 6132 4425 4439 735
b21 16981 6470 4968 4790 753
p35k 59205 42754 9740 4873 1838
p45k 30500 20481 3172 3240 3607
p78k 77310 26742 855 26343 23370
p89k 127866 78867 22880 14499 11620
p100k 102458 69324 12841 8677 11616
p141k 187284 130000 15240 12570 29474
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